

# **Table of contents**

section	page
Specs	3
Verification plan	4
Bugs report	5
Do file	5
UVM Hierarchy	6
Code snippets	8
Simulation	26
Functional coverage	29
Code coverage	33
Assertion coverage	35
UVM report	40
Assertion details	41

# **Specs**

#### **Parameters**

• FIFO\_WIDTH: DATA in/out and memory word width (default: 16)

• FIFO\_DEPTH: Memory depth (default: 8)

#### **Ports**

Port	Direction	Function		
data_in		Write Data: The input data bus used when writing the FIFO.		
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on		
		data_in) to be written into the FIFO		
rd_en	Input	Read Enable: If the FIFO is not empty, asserting this signal causes data (on		
	mpac	data_out) to be read from the FIFO		
clk		Clock signal		
rst_n		Active low asynchronous reset		

data_out		Read Data: The sequential output data bus used when reading from the			
		FIFO.			
full		Full Flag: When asserted, this combinational output signal indicates that			
		the FIFO is full. Write requests are ignored when the FIFO is full, initiating			
		a write when the FIFO is full is not destructive to the contents of the FIFO.			
almostfull		Almost Full: When asserted, this combinational output signal indicates			
		that only one more write can be performed before the FIFO is full.			
empty		Empty Flag: When asserted, this combinational output signal indicates			
		that the FIFO is empty. Read requests are ignored when the FIFO is			
		empty, initiating a read while empty is not destructive to the FIFO.			
almostempty	Output	Almost Empty: When asserted, this output combinational signal indicates			
		that only one more read can be performed before the FIFO goes to			
		empty.			
overflow		Overflow: This sequential output signal indicates that a write request			
		(wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not			
		destructive to the contents of the FIFO.			
underflow		Underflow: This sequential output signal Indicates that the read request			
		(rd_en) was rejected because the FIFO is empty. Under flowing the FIFO			
		is not destructive to the FIFO.			
wr_ack		Write Acknowledge: This sequential output signal indicates that a write			
		request (wr_en) has succeeded.			

# **Verification plan**

А	ь	L L	n	E <sub>2</sub>
Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	signals is zero	Directed at the start of simulation		assertion to make sure output is correct
FIFO_2	When the write enable is active and fifo isn't full check that wr_ack=1			assertion to make sure output is correct Assert count up and wr_ptr
FIFO_3	When the count=fifo_depth check that full flag raised		cover all values of full. Cross wr_en,rd_en,full for all combinations	assertion to make sure output is correct
FIFO_4	When the count=fifo_depth-1 check that almostfull flag raised	Randomization under constraints that reset ia deasserted most of time write enable is active 70% of time and read enable is active 30% of time	cover all values of almostfull. Cross wr_en,rd_en,almostfull for all combinations	assertion to make sure output is correct
FIFO_5	When the count=0 check that empty raised	Randomization under constraints that reset ia	cover all values of empty. Cross wr_en,rd_en,empty for all combinations	assertion to make sure output is correct
	When the count=1 check that almostempty raised	Randomization under	cover all values of almostempty. Cross	assertion to make sure output is correct
FIFO_6	When the count=1 check that almostempty raised	Randomization under constraints that reset ia deasserted most of time write enable is active 70% of time and read enable is active 30% of time	cover all values of almostempty.Cross wr_en,rd_en,almostempty for all combinations	assertion to make sure output is correct
FIFO_7	When the fifo is full and write operation is to be done raise overlow	Randomization under constraints that reset ia deasserted most of time write enable is active 70% of time and read enable is active 30% of time	cover all values of overflow. Cross wr_en,rd_en,overflow for all combinations	assertion to make sure output is correct
FIFO_8	When the fifo is empty and read operation is to be done raise underflow		cover all values of underflow. Cross wr_en,rd_en,underflow for all combinations	assertion to make sure output is correct
FIFO_9	When the write enable, read enable both are active and fifo is full check that wr_ack=0	Randomization under constraints that reset ia deasserted most of time ,write enable is active 70% of time and read enable is active 30% of time	cover all valuesof wr_ack. Cross wr_en,rd_en,wr_ack. for all combinations	assertion to make sure output is correct Assert coudown and rd_ptr
FIFO_10	When the write enable, read enable both are active and fifo isn't full or empty check that wr_ack=1	Randomization under	cover all valuesof wr_ack. Cross wr_en,rd_en,wr_ack. for all combinations	assertion to make sure output is correct Assert counchange

		active 30 % of title	
FIFO_11	when reset is deasserted check for the dataout output	Randomization under constraints that reset is deasserted most of time , write enable is active 70% of time and read enable is active 30% of time	golden model to check that output is correct
FIFO_12	when reset is deasserted, write enable is active and read enable is inactive check that only write operations happens until the FIFO overflows	Randomization	golden model to check that output is correct
FIFO_13	when reset is deasserted, write enable is inactive and read enable is active check that only read operations happens until the FIFO underflows	Randomization	golden model to check that output is correct

## **Bugs found**

File Edit Format View Help

- 1- in the assignment of the " almostfull " signal it sould be when count = fifo depth-1 .
- 2- the under flow signal is a sequential one but is assigned cominationaly .
- 3- case of both wr\_en =1 and rd\_en =1 was not handeled .
- 4- when reset ia active wr\_ack ,overflow and underflow should be zero .
- 5- count , read pointer and write pointer should be initialized from zero.

## **Dofile**

```
File Edit Format View Help

vlib work

vlog -f src_files.txt +cover -covercells

vsim -voptargs=+acc work.FIFO_top -cover

add wave -position insertpoint sim:/FIFO_top/FIFO_if/*

coverage save FIFO_top.ucdb -onexit


run -all

//quit -sim

//vcover report FIFO_top.ucdb -details -all -output coverage_rpt.txt
```

```
File Edit Format View Help
FIFO.sv
FIFO_interface.sv
FIFO_config.sv
FIFO_sequnece_item.sv
FIFO driver.sv
FIFO_monitor.sv
FIFO_sequencer.sv
FIFO_agent.sv
FIFO_coverage.sv
FIFO_scoreboard.sv
FIFO_env.sv
FIFO_reset_sequence.sv
FIFO_main_sequence.sv
FIFO_test.sv
FIFO_assertions.sv
FIFO_top.sv
```

## **UVM Hierarchy**



## **Top module**

This is where the execution starts.

This block is responsible for generating clock, instantiating the dut, binding assertions, setting the virtual interface into the configuration database and running the test.

## **UVM TEST**

Builds the environment and sequences, getting the virtual interface from database, setting the configuration object and running sequences to the sequencer.

### **UVM SEQUENCE**

Sequences represents the stimulus we generate to test the dut through generating several sequence items .

## **UVM SEQUENCE ITEMS**

These are the data we use to drive the dut and used to generate random sequence stimulus.

## **UVM SEQUENCER**

This is a fifo that registers the generated sequence items to push them to the driver

## **UVM ENVIRONMENT**

Builds and connects the agents and analysis components (coverage collector and scoreboard)

## **UVM DRIVER**

Pulls the registered items from the sequencer and then assigning them to the virtual interface that talks directly with the dut

### **UVM AGENT**

Builds the monitor, driver and sequencer.

Connects the driver to the sequencer.

Gets the config object from data base to assign its virtual interface to ones of driver and monitor .

## **UVM ANALYSIS COMPONENTS**

**Scoreboard**: receives a sequence item from the monitor and compares it with the reference model to check functionality.

**Coverage collector**: receives a sequence item from the monitor and samples the data for functional coverage.

## **Snippets**

#### Sequence item

```
package FIFO_sequence_item_pck ;
import uvm_pkg::*;
include "uvm_macros.svh"
class FIFO_sequence_item extends uvm_sequence_item;
 `uvm_object_utils(FIFO_sequence_item)
parameter FIFO_WIDTH = 16;
parameter FIFO DEPTH = 8;
rand logic [FIFO WIDTH-1:0] data in;
rand bit rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
bit wr_ack, overflow;
bit full, empty, almostfull, almostempty, underflow;
 function new (string name = "FIFO_sequence_item");
 super.new(name);
function string convert2string ();
 return $sformatf("%s reset =0b%0b,,datain =0h%0h,wr_en =0b%0b,rd_en =0b%0b,,dataout =0h%0h,wr_ack =0b%0b,overflow =0b%0b
 underflow =0b%0b ,full =0b%0b,empty =0b%0b,almostfull =0b%0b,almostempty =0b%0b",
 super.convert2string(),rst_n,data_in,wr_en,rd_en,data_out,wr_ack,overflow,underflow,full,empty,almostfull,almostempty);
function string convert2string_stimulus ();
 return $sformatf(" reset =0b%0b ,datain =0h%0h,wr_en =0b%0b,rd_en =0b%0b",rst_n,data_in,wr_en,rd_en);
constraint c1{rst_n dist{0:/5,1:/95};}
constraint c2{wr en dist{0:/30 ,1:/70 };}
constraint c3{rd_en dist{0:/70,1:/30};}
```

#### Sequence

```
FIFO_main_sequence.sv
      package FIFO_main_sequence_pck ;
     import uvm pkg::*;
      `include "uvm_macros.svh"
     import FIFO sequence item pck::*;
     class FIFO write_read extends uvm_sequence #(FIFO_sequence_item);
     `uvm_object_utils(FIFO_write_read)
     FIFO sequence item seq item;
     function new (string name = "FIFO_write_read");
      super.new(name);
     endfunction
     task body;
     repeat(5000) begin
     seq_item = FIFO sequence_item::type id::create("seq_item");
     start_item(seq_item);
     assert(seq item.randomize());
     finish_item(seq_item); end
     endtask
     endclass
     class FIFO write only extends uvm_sequence #(FIFO sequence item);
      `uvm object utils(FIFO write only)
     FIFO sequence item seq item;
     function new (string name = "FIFO write only");
      super.new(name);
     endfunction
```

```
task body;
repeat(500) begin
seq_item = FIFO_sequence_item::type_id::create("seq_item");
start item(seq item);
seq item.wr en=1;
seq item.rd en=0;
seq item.wr en.rand mode(0);
seq item.rd en.rand mode(0);
assert(seq_item.randomize());
finish item(seq item); end
endtask
endclass
class FIFO read only extends uvm sequence #(FIFO sequence item);
`uvm object utils(FIFO read only)
FIFO_sequence_item seq_item;
function new (string name = "FIFO_read_only");
 super.new(name);
endfunction
task body;
repeat(500) begin
seq item = FIFO sequence item::type id::create("seq item");
start item(seg item);
seq item.wr en=0;
seq item.rd en=1;
seq item.wr en.rand mode(0);
seq item.rd en.rand mode(0);
assert(seq item.randomize());
finish item(seq item); end
endtask
```

#### Reset

```
≡ FIFO_reset_sequence.sv X

FIFO_reset_sequence.sv
      package FIFO reset_sequence_pck;
      import uvm_pkg::*;
      `include "uvm macros.svh"
  4
     import FIFO sequence item pck::*;
      class FIFO_reset_sequence extends uvm_sequence #(FIFO_sequence_item);
      `uvm object utils(FIFO reset sequence)
     FIFO sequence item seq item;
     function new (string name = "FIFO reset sequence");
     super.new(name);
      endfunction
     task body;
      seq_item = FIFO sequence item::type_id::create("seq_item");
 15 start item(seg item);
     seq item.rst n=1'b0;
     finish item(seq item);
     endtask
     endclass
 21 endpackage
```

#### **Sequencer**

```
FIFO_sequencer.sv

1    package FIFO_sequencer_pck;
2    import uvm_pkg::*;
3    `include "uvm_macros.svh"
4    import FIFO_sequence_item_pck::*;
5    class FIFO_sequencer extends uvm_sequencer#(FIFO_sequence_item);
6    `uvm_component_utils(FIFO_sequencer)
7
8    function new (string name = "FIFO_sequencer",uvm_component parent =null);
9    super.new(name,parent);
10    endfunction
11
12    endclass
13    endpackage
14
```

#### Driver

```
FIFO_driver.sv
     package FIF0_driver_pck;
     import FIFO config pck::*;
     import FIFO sequence item pck ::*;
     import uvm_pkg::*;
     `include "uvm macros.svh"
     class FIFO driver extends uvm driver#(FIFO sequence item);
     `uvm component utils(FIFO driver)
     virtual FIFO interface FIFO vif;
     FIFO sequence item stim seq item;
     function new (string name = "FIFO driver",uvm component parent =null);
     super.new(name,parent);
     endfunction
     task run phase(uvm phase phase);
     super.run_phase(phase);
     forever begin
     stim_seq_item = FIFO_sequence_item::type_id::create("stim_seq_item");
     seq item port.get next item(stim seq item);
     FIFO_vif.rst_n=stim_seq_item.rst_n;
     FIFO vif.wr en=stim seq item.wr en;
     FIFO_vif.rd_en=stim_seq_item.rd_en;
     FIFO vif.data in=stim seq item.data in;
     @(negedge FIFO_vif.clk);
     seq_item_port.item_done();
     `uvm info("run phase",stim seq item.convert2string stimulus (),UVM HIGH)
29
     endtask
     endclass
     endpackage
```

## **Configuration**

#### **Monitor**

```
FIFO_monitor.sv
     package FIFO monitor pck;
     import uvm_pkg::*;
     import FIFO_sequence_item_pck::*;
     include "uvm macros.svh"
     class FIFO monitor extends uvm monitor;
     `uvm_component_utils(FIFO_monitor)
     virtual FIFO interface FIFO vif;
     FIFO sequence item rsp seq item;
     uvm analysis port #(FIFO sequence item) mon ap;
     function new (string name = "FIFO monitor", uvm component parent =null);
14
     super.new(name,parent);
     endfunction
16
17
     function void build phase (uvm_phase phase);
    super.build phase(phase);
18
19
     mon_ap =new("mon_ap",this);
     endfunction
20
```

```
task run phase(uvm phase phase);
super.run phase(phase);
forever begin
rsp_seq_item = FIFO sequence item::type id::create("rsp_seq_item");
@(negedge FIFO vif.clk);
rsp seq item.rst n=FIFO vif.rst n;
rsp seg item.wr en=FIFO vif.wr en;
rsp seq item.rd en=FIFO vif.rd en;
rsp seq item.data in=FIFO vif.data in;
rsp seq item.data out=FIFO vif.data out;
rsp seg item.overflow=FIFO vif.overflow;
rsp seq item.underflow=FIFO vif.underflow;
rsp seq item.full=FIFO vif.full;
rsp seq item.almostfull=FIFO vif.almostfull;
rsp seq item.empty=FIFO vif.empty;
rsp seq item.almostempty=FIFO vif.almostempty;
rsp seq item.wr ack=FIFO vif.wr ack;
mon ap.write(rsp seq item);
`uvm info("run phase",rsp seq item.convert2string (),UVM HIGH)
end
endtask
endclass
endpackage
```

### **Interface**

```
import uvm pkg::*;
     `include "uvm_macros.svh"
     interface FIFO_interface(clk);
    parameter FIFO_WIDTH = 16;
     parameter FIFO_DEPTH = 8;
    logic [FIFO_WIDTH-1:0] data_in;
    bit rst_n, wr_en, rd_en;
     logic [FIFO_WIDTH-1:0] data_out;
    bit wr_ack, overflow;
    bit full, empty, almostfull, almostempty, underflow;
     modport dut (input clk,data_in,rst_n, wr_en, rd_en,
                 output data_out, overflow,wr_ack,full, empty, almostfull, almostempty, underflow);
     modport monitor (input clk,data_in,rst_n, wr_en, rd_en,
                  data_out, overflow,wr_ack,full, empty, almostfull, almostempty, underflow);
     endinterface
```

#### **Environment**

```
FIFO_env.sv
     package FIFO env pck;
     import FIFO_driver_pck::*;
     import FIFO_agent_pck::*;
     import FIFO coverage pck::*;
     import FIFO scoreboard pck::*;
     import FIF0_sequence_item_pck::*;
     import FIFO_sequencer_pck::*;
     import uvm pkg::*;
     `include "uvm macros.svh"
     class FIFO env extends uvm env;
     `uvm_component_utils(FIFO_env)
     FIFO_agent agt;
      FIFO coverage cov;
     FIFO scoreboard sb;
     function new (string name = "FIFO_env",uvm_component parent =null);
      super.new(name,parent);
     endfunction
     function void build phase (uvm phase phase);
20
      super.build_phase(phase);
      agt = FIFO_agent::type_id::create("agt",this);
       cov = FIFO coverage::type_id::create("cov",this);
      sb = FIFO scoreboard::type id::create("sb",this);
     endfunction
     function void connect_phase (uvm_phase phase);
      agt.agt ap.connect(sb.sb export);
      agt.agt ap.connect(cov.cov export);
     endfunction
     endclass
```

#### **Agent**

```
FIFO_agent.sv
      package FIFO agent pck;
      import uvm pkg::*;
      import FIFO sequencer pck::*;
      import FIFO sequence item pck::*;
 6
      import FIFO driver pck::*;
      import FIFO monitor pck::*;
      import FIFO config pck::*;
      include "uvm macros.svh"
      class FIFO agent extends uvm agent;
      `uvm_component_utils(FIFO_agent)
      FIFO sequencer sqr;
     FIFO driver drv;
      FIFO monitor mon;
      FIFO config FIFO cfg;
      uvm analysis port #(FIFO sequence item) agt ap;
      function new (string name = "FIFO agent", uvm component parent =null);
      super.new(name,parent);
      endfunction
```

```
function void build phase (uvm_phase phase);
 super.build phase(phase);
 if(!uvm_config_db #(FIFO_config)::get(this,"","CFG",FIFO_cfg)) begin
  `uvm fatal("bulid phase", "Driver - Unable to get configuration object") ;end
 drv = FIFO driver::type id::create("drv",this);
 sqr = FIFO sequencer::type id::create("sqr",this);
mon = FIFO_monitor::type_id::create("mon",this);
agt_ap=new("agt_ap",this);
endfunction
function void connect_phase (uvm_phase phase);
drv.FIF0_vif = FIF0_cfg.FIF0_vif ;
mon.FIFO_vif = FIFO_cfg.FIFO_vif ;
drv.seq_item_port.connect(sqr.seq_item_export);
mon.mon ap.connect(agt ap);
endfunction
endclass
endpackage
```

#### **Test**

```
package FIFO test pck;
import FIFO_env_pck::*;
import FIFO_config_pck::*;
import FIFO main sequence pck::*;
import FIFO_reset_sequence_pck::*;
import uvm pkg::*;
`include "uvm macros.svh"
class FIFO test extends uvm_test;
`uvm component utils(FIFO test);
virtual FIFO interface FIFO vif;
FIFO config FIFO cfg;
FIFO reset sequence reset seq;
FIFO write read write read;
FIFO write only write only;
FIFO read only read only;
FIFO env env;
function new (string name = "FIFO test", uvm component parent =null);
  super.new(name,parent);
endfunction
function void build_phase (uvm_phase phase);
 super.build phase(phase);
 env=FIFO env::type id::create("env",this);
 FIFO_cfg = FIFO_config::type_id::create("FIFO_cfg",this);
 reset seq = FIFO reset sequence::type id::create("reset seq",this);
 write_read = FIFO write_read::type_id::create("write_read",this);
 write only = FIFO write only::type id::create("write only",this);
 read only = FIFO read only::type id::create("read only",this);
```

```
unction void build_phase (uvm_phase phase);
 read_only = FIFO_read_only::type_id::create("read_only",this);
  if(!uvm_config_db #(virtual FIF0_interface)::get(this,"","FIF0_If",FIF0_cfg.FIF0_vif)) begin
   `uvm_fatal("bulid_phase","Test - Unable to get the virtual interface of the shift_reg from the uvm_config_db") ;end
 uvm_config_db #(FIFO_config)::set(this,"*","CFG",FIFO_cfg);
task run_phase(uvm_phase phase);
 super.run_phase(phase);
 phase.raise_objection(this);
  uvm_info("run_phase", "reset asserted", UVM_MEDIUM);
 reset_seq.start(env.agt.sqr);
`uvm_info("run_phase","reset deasserted",UVM_MEDIUM);
`uvm_info("run_phase","stimulas generation for write and read started",UVM_MEDIUM);
 write_read.start(env.agt.sqr);
 `uvm_info("run_phase", "stimulas generation for write and read ended", UVM_MEDIUM);
`uvm_info("run_phase", "stimulas generation for write only started", UVM_MEDIUM);
 write_only.start(env.agt.sqr);
 `uvm_info("run_phase","stimulas generation for write only ended",UVM_MEDIUM);
 `uvm_info("run_phase", "stimulas generation for read only started", UVM_MEDIUM);
 read_only.start(env.agt.sqr);
 `uvm_info("run_phase","stimulas generation for read only endedd",UVM_MEDIUM);
phase.drop_objection(this);
endpackage
```

#### Top

```
FIFO top.sv ×
FIFO_top.sv
      import uvm_pkg::*;
      `include "uvm_macros.svh"
     import FIFO_test_pck::*;
      module FIFO_top();
         clk=1'b1;
      #5 clk=~clk:
      FIFO interface FIFO if (clk);
      FIFO DUT (FIFO_if);
      bind FIFO_FIFO_assertions #(FIFO_if.FIFO_WIDTH,FIFO_if.FIFO_DEPTH) INIT(FIFO_if.clk,FIFO_if.data_in,FIFO_if.rst_n,
      FIFO_if.wr_en, FIFO_if.rd_en,FIFO_if.data_out,FIFO_if.wr_ack,FIFO_if.overflow,FIFO_if.full, FIFO_if.empty,
      FIFO_if.almostfull, FIFO_if.almostempty, FIFO_if.underflow);
 20
      initial begin
      uvm_config_db #(virtual FIF0_interface)::set(null,"uvm_test_top","FIF0_if",FIF0_if);
      run_test("FIFO_test");
      endmodule
```

### **Scoreboard**

```
FIFO_scoreboard.sv
     package FIFO scoreboard pck;
     import FIFO sequence item pck::*;
     import uvm pkg::*;
     'include "uvm macros.svh"
     class FIFO scoreboard extends uvm component;
      'uvm component utils(FIFO scoreboard)
      uvm analysis export #(FIFO sequence item) sb export;
      uvm tlm analysis fifo #(FIFO sequence item) sb fifo;
      FIFO_sequence_item_seq_item_sb;
     int error count=0;
     int correct count=0;
     logic [15:0] data out ref;
     logic [15:0] mem [$];
     function new (string name = "FIFO scoreboard", uvm component parent =null);
       super.new(name, parent);
     endfunction
     function void build_phase (uvm_phase phase);
      super.build phase(phase);
      sb_export=new("sb_export",this);
      sb fifo=new("sb_fifo",this);
     endfunction
     function void connect_phase (uvm_phase phase);
      super.connect_phase(phase);
      sb export.connect(sb fifo.analysis export);
     endfunction
```

```
task ref_model( FIFO_sequence_item seq_item_chk);
if(seq_item_chk.rst_n) begin
    if(seq_item_chk.wr_en &&!seq_item_chk.rd_en && count!=8) begin
        mem.push_front(seq_item_chk.data_in);count++;
    else if(!seq_item_chk.wr_en && seq_item_chk.rd_en && count!=0) begin
        data_out_ref=mem.pop_back;count--;
    end
    else if(seq_item_chk.wr_en && seq_item_chk.rd_en && count!=8 && count!=0) begin
         mem.push_front(seq_item_chk.data_in);
         data_out_ref=mem.pop_back;
    end
   else if (seq_item_chk.wr_en && seq_item_chk.rd_en && count==8) begin
        data_out_ref=mem.pop_back;count--;
    else if (seq_item_chk.wr_en && seq_item_chk.rd_en && count==0) begin
            mem.push front(seq_item_chk.data_in);count++;
    end
end
else if(!seq item chk.rst n) begin
    mem.delete;count=0;
end
```

## **Coverage collector**

```
FIFO_coverage.sv
     package FIFO coverage pck;
     import FIFO sequence item pck::*;
     import FIFO config pck::*;
     import uvm pkg::*;
     `include "uvm macros.svh"
     class FIFO coverage extends uvm component;
      `uvm component utils(FIFO coverage)
      uvm analysis export #(FIFO sequence item) cov export;
      uvm tlm analysis fifo #(FIFO sequence item) cov fifo;
      FIF0_sequence_item seq_item_cov;
12
13
     covergroup cvr grp ;
14
     wr_ack_cp:coverpoint seq_item_cov.wr_ack
16
         bins wr ack 0={0};
         bins wr_ack_1={1};
19
     overflow cp:coverpoint seq item cov.overflow
21
         bins overflow \theta = \{0\};
         bins overflow 1={1};
24
     underflow_cp:coverpoint seq_item_cov.underflow
         bins underflow 0={0};
27
         bins underflow 1={1};
28
29
     full_cp:coverpoint seq_item_cov.full
30
31
         bins full_0={0};
         bins full_1={1};
```

```
almostfull_cp:coverpoint seq_item_cov.almostfull
    bins almostfull_0={0};
    bins almostfull 1={1};
empty_cp:coverpoint seq_item_cov.empty
    bins empty_0={0};
    bins empty_1={1};
almostempty_cp:coverpoint seq_item_cov.almostempty
    bins almostempty_0={0};
    bins almostempty_1={1};
wr_en_cp:coverpoint seq_item_cov.wr_en
    bins wr_en_0={0};
    bins wr_en_1={1};
rd_en_cp:coverpoint seq_item_cov.rd_en
    bins rd_en_0={0};
    bins rd_en_1={1};
wr_ack: cross wr_en_cp, rd_en_cp,wr_ack_cp
    illegal_bins wr_ack_illegal_1 = binsof (wr_en_cp.wr_en_0)&&binsof (rd_en_cp.rd_en_0) && binsof (wr_ack_cp.wr_ack_1);
    illegal_bins wr_ack_illegal_2 = binsof (wr_en_cp.wr_en_0)&&binsof (rd_en_cp.rd_en_1) && binsof (wr_ack_cp.wr_ack_1);
```

```
}
overflow: cross wr_en_cp, rd_en_cp,overflow_cp;
underflow: cross wr_en_cp, rd_en_cp,underflow_cp
{
    illegal_bins underflow_illegal_1 = binsof (wr_en_cp.wr_en_0)&&binsof (rd_en_cp.rd_en_0) && binsof (underflow_cp.underflow_1);
}
full: cross wr_en_cp, rd_en_cp,full_cp
{
    illegal_bins full_illegal_1 = binsof (wr_en_cp.wr_en_0)&&binsof (rd_en_cp.rd_en_1) && binsof (full_cp.full_1);
    illegal_bins full_illegal_2 = binsof (wr_en_cp.wr_en_0)&&binsof (rd_en_cp.rd_en_1) && binsof (full_cp.full_1);
}
empty: cross wr_en_cp, rd_en_cp,empty_cp;
almostfull: cross wr_en_cp, rd_en_cp,almostfull_cp;
almostfull: cross wr_en_cp, rd_en_cp,almostempty_cp;
endgroup

function new (string name = "FIFO_coverage",uvm_component parent =null);
    super.new(name,parent);
    cvr_grp=new();
endfunction

function void build_phase (uvm_phase phase);
super.build_phase(phase);
cov_export=new("cov_fifo",this);
endfunction
```

```
task run_phase(uvm_phase phase);
super.run_phase(phase);
forever begin
    cov_fifo.get(seq_item_cov);
    cvr_grp.sample();
end
endtask
```

## **Assertions**

```
■ FIFO_assertions.sv


                module FIFO_assertions (clk,data_in,rst_n, wr_en, rd_en,data_out,wr_ack, overflow,full, empty, almostfull, almostempty, und
             parameter FIFO WIDTH = 16;
            parameter FIFO_DEPTH = 8;
             input [FIFO_WIDTH-1:0] data_in;
          input rst_n, wr_en, rd_en;
                input [FIFO_WIDTH-1:0] data out;
           input wr_ack, overflow;
 input full, empty, almostfull, almostempty, underflow;
                 always_comb begin : reset_check
                            reset: assert final (DUT.count==0 && DUT.rd_ptr==0 && DUT.wr_ptr==0 && empty && !full && !almostfull && !almost
                             reset_cover:cover (DUT.count==0 && DUT.rd_ptr==0 && DUT.wr_ptr==0 && empty && !full && !almostfull && !almostempty);
                 always_comb begin : comb_checks
                            if(rst_n) begin
                                       if(DUT.count==FIF0_DEPTH)begin
                                                   full_check:assert(full==1'b1);
                                                   full_cover:cover(full==1'b1);
                                        if(DUT.count==inter.FIF0 DEPTH-1)begin
                                                   almostfull_check:assert(almostfull==1'b1);
                                                   almostfull_cover:cover(almostfull==1'b1);
                                        end
                                        if(DUT.count==0)begin
                                                   empty_check:assert(empty==1'b1);
                                                   empty_cover:cover(empty==1'b1);
```


```
if(DUT.count==1)begin
              almostempty_check:assert(almostempty==1'b1);
              almostempty_cover :cover(almostempty==1'b1);
         end
property writing;
@(posedge clk) disable iff(!rst_n) (wr_en && !full) |=> (DUT.wr_ptr==$past(DUT.wr_ptr)+1'b1);
endproperty
writing_assert:assert property (writing);
writing_cover:cover property (writing);
property reading;
@(posedge clk) disable iff(!rst_n) (!wr_en && rd_en && !empty) |=> (DUT.rd_ptr==$past(DUT.rd_ptr)+1'b1);
endproperty
reading_assert:assert property (reading);
reading_cover:cover property (reading);
property WriteNotRead;
@(posedge clk) disable iff(!rst_n) (wr_en && rd_en && empty) |=> (DUT.wr_ptr==$past(DUT.wr_ptr)+1'b1);
endproperty
WriteNotRead_assert:assert property (WriteNotRead);
WriteNotRead_cover:cover property (WriteNotRead);
```

```
property ReadNotWrite;
@(posedge clk) disable iff(!rst_n) (wr_en && rd_en && full) |=> (DUT.rd_ptr==$past(DUT.rd_ptr)+1'b1);
endproperty
ReadNotWrite_assert:assert property (ReadNotWrite);
ReadNotWrite_cover:cover property (ReadNotWrite);
property accept_writing;
@(posedge clk) disable iff(!rst_n) (wr_en && !full) |=> (wr_ack);
endproperty
accept_writing_assert:assert property (accept_writing);
accept_writing_cover:cover property (accept_writing);
property refuse_writing;
@(posedge clk) disable iff(!rst_n) (wr_en && full) |=> (!wr_ack);
refuse_writing_assert:assert property (refuse_writing);
refuse_writing_cover:cover property (refuse_writing);
refuse_writing_cover:cover pro
property count_no_change;
@(posedge inter.clk) disable iff(!rst_n) (!wr_en && !rd_en) |=> ($stable(DUT.count));
endproperty
count_no_change_assert:assert property (count_no_change);
count_no_change_cover:cover property (count_no_change);
property count_up;
@(posedge inter.clk) disable iff(!inter.rst_n) ((wr_en && !rd_en && !full)||(wr_en && rd_en && empty))
|=> (DUT.count==$past(DUT.count)+1'b1);
endproperty
```


```
count_up_assert:assert property (count_up
count_up_cover:cover property (count_up);
                                      ty (count_up);
property count_down;
@(posedge clk) disable iff(!rst_n) ((!wr_en && rd_en && !empty)||(wr_en && rd_en && full))
|=> (DUT.count==$past(DUT.count)-1'b1);
endproperty
count_down_assert:assert property (count_down);
count_down_cover:cover property (count_down);
property count_above;
@(posedge clk) (DUT.count < 4'b1001);
endproperty
count_above_assert:assert property (count_above);
count_above_cover:cover property (count_above);
property over_flow;
@(posedge clk) disable iff(!rst_n) (wr_en && !rd_en && full) |=> (overflow);
endproperty
over_flow_assert:assert property (over_flow);
over_flow_cover:cover property (over_flow);
property under_flow;
@(posedge clk) disable iff(!rst_n) (!wr_en && rd_en && empty) |=> (underflow);
endproperty
under_flow_assert:assert property (under_flow);
under_flow_cover:cover property (under_flow);
```

## Simulation(read and write)







## Wrire only sequence



## **Read only**



### **Functional coverage**



#### COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Status
TYPE /FIFO_coverage_pck/FIFO_coverage/cvr_grp	100.0%	100	Covered
covered/total bins:	74	74	
missing/total bins:	0	74	
% Hit:	100.0%	100	
Coverpoint cvr_grp::wr_ack_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin wr_ack_0	3449	1	Covered
bin wr_ack_1	2552	1	Covered
Coverpoint cvr_grp::overflow_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin overflow_0	4829	1	Covered
bin overflow_1	1172	1	Covered
Coverpoint cvr_grp::underflow_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin underflow_0	5474	1	Covered
bin underflow_1	527	1	Covered
Coverpoint cvr_grp::full_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin full 0	4507	1	Covered
bin full_1	1494	1	Covered
Coverpoint cvr grp::almostfull cp	100.0%	100	Covered
<			

Coverpoint cvr_grp::almostfull_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin almostfull_0	5132	1	Covered
bin almostfull_1	869	1	Covered
Coverpoint cvr_grp::empty_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin empty_0	4818	1	Covered
bin empty_1	1183	1	Covered
Coverpoint cvr_grp::almostempty_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin almostempty_0	5475	1	Covered
bin almostempty_1	526	1	Covered
Coverpoint cvr_grp::wr_en_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin wr_en_0	1986	1	Covered
bin wr_en_1	4015	1	Covered
Coverpoint cvr_grp::rd_en_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin rd_en_0	3960	1	Covered
bin rd_en_1	2041	1	Covered
Cross cvr_grp::wr_ack	100.0%	100	Covered
covered/total bins:	8	8	
missing/total bins:	0	8	
% Hit:	100.0%	100	
bin <wr_en_0,rd_en_0,wr_ack_0></wr_en_0,rd_en_0,wr_ack_0>	561	1	Covered
bin <wr 0="" 0,wr="" 1,rd="" ack="" en=""></wr>	1569	1	Covered

. care ronniae view ricip			
bin <wr_en_1,rd_en_1,wr_ack_1></wr_en_1,rd_en_1,wr_ack_1>	508	1	Covered
Cross cvr_grp::overflow	100.0%	100	Covered
covered/total bins:	8	8	
missing/total bins:	0	8	
% Hit:	100.0%	100	
bin <wr_en_0,rd_en_0,overflow_0></wr_en_0,rd_en_0,overflow_0>	909	1	Covered
bin <wr_en_1,rd_en_0,overflow_0></wr_en_1,rd_en_0,overflow_0>	2090	1	Covered
bin <wr_en_0,rd_en_1,overflow_0></wr_en_0,rd_en_1,overflow_0>	879	1	Covered
bin <wr_en_1,rd_en_1,overflow_0></wr_en_1,rd_en_1,overflow_0>	951	1	Covered
bin <wr_en_0,rd_en_0,overflow_1></wr_en_0,rd_en_0,overflow_1>	134	1	Covered
bin <wr_en_1,rd_en_0,overflow_1></wr_en_1,rd_en_0,overflow_1>	827	1	Covered
bin <wr_en_0,rd_en_1,overflow_1></wr_en_0,rd_en_1,overflow_1>	64	1	Covered
bin <wr_en_1,rd_en_1,overflow_1></wr_en_1,rd_en_1,overflow_1>	147	1	Covered
Cross cvr_grp::underflow	100.0%	100	Covered
covered/total bins:	8	8	
missing/total bins:	0	8	
% Hit:	100.0%	100	
bin <wr_en_0,rd_en_0,underflow_0></wr_en_0,rd_en_0,underflow_0>	1035	1	Covered
bin <wr_en_1,rd_en_0,underflow_0></wr_en_1,rd_en_0,underflow_0>	2900	1	Covered
bin <wr_en_0,rd_en_1,underflow_0></wr_en_0,rd_en_1,underflow_0>	448	1	Covered
bin <wr_en_1,rd_en_1,underflow_0></wr_en_1,rd_en_1,underflow_0>	1091	1	Covered
bin <wr_en_0,rd_en_0,underflow_1></wr_en_0,rd_en_0,underflow_1>	8	1	Covered
bin <wr_en_1,rd_en_0,underflow_1></wr_en_1,rd_en_0,underflow_1>	17	1	Covered
bin <wr_en_0,rd_en_1,underflow_1></wr_en_0,rd_en_1,underflow_1>	495	1	Covered
bin <wr_en_1,rd_en_1,underflow_1></wr_en_1,rd_en_1,underflow_1>	7	1	Covered
Cross cvr_grp::full	100.0%	100	Covered
covered/total bins:	8	8	
missing/total bins:	0	8	
% Hit:	100.0%	100	
bin <wr_en_0,rd_en_0,full_0></wr_en_0,rd_en_0,full_0>	790	1	Covered
bin <wr_en_1,rd_en_0,full_0></wr_en_1,rd_en_0,full_0>	2019	1	Covered
bin <wr_en_0,rd_en_1,full_0></wr_en_0,rd_en_1,full_0>	843	1	Covered
bin <wr_en_1,rd_en_1,full_0></wr_en_1,rd_en_1,full_0>	855	1	Covered
bin <wr_en_0,rd_en_0,full_1></wr_en_0,rd_en_0,full_1>	253	1	Covered
bin <wr_en_1,rd_en_0,full_1></wr_en_1,rd_en_0,full_1>	898	1	Covered
bin <wr 0,rd="" 1="" 1,full="" en=""></wr>	100	1	Covered

c care contrac view risip			
bin <wr_en_0,rd_en_0,empty_0></wr_en_0,rd_en_0,empty_0>	897	1	Covered
bin <wr_en_1,rd_en_0,empty_0></wr_en_1,rd_en_0,empty_0>	2577	1	Covered
bin <wr_en_0,rd_en_1,empty_0></wr_en_0,rd_en_1,empty_0>	391	1	Covered
<pre>bin <wr_en_1,rd_en_1,empty_0></wr_en_1,rd_en_1,empty_0></pre>	953	1	Covered
bin <wr_en_0,rd_en_0,empty_1></wr_en_0,rd_en_0,empty_1>	146	1	Covered
<pre>bin <wr_en_1,rd_en_0,empty_1></wr_en_1,rd_en_0,empty_1></pre>	340	1	Covered
<pre>bin <wr_en_0,rd_en_1,empty_1></wr_en_0,rd_en_1,empty_1></pre>	552	1	Covered
<pre>bin <wr_en_1,rd_en_1,empty_1></wr_en_1,rd_en_1,empty_1></pre>	145	1	Covered
Cross cvr_grp::almostfull	100.0%	100	Covered
covered/total bins:	8	8	
missing/total bins:	0	8	
% Hit:	100.0%	100	
bin <wr_en_0,rd_en_0,almostfull_0></wr_en_0,rd_en_0,almostfull_0>	857	1	Covered
bin <wr_en_1,rd_en_0,almostfull_0></wr_en_1,rd_en_0,almostfull_0>	2501	1	Covered
<pre>bin <wr_en_0,rd_en_1,almostfull_0></wr_en_0,rd_en_1,almostfull_0></pre>	871	1	Covered
bin <wr_en_1,rd_en_1,almostfull_0></wr_en_1,rd_en_1,almostfull_0>	903	1	Covered
bin <wr_en_0,rd_en_0,almostfull_1></wr_en_0,rd_en_0,almostfull_1>	186	1	Covered
bin <wr_en_1,rd_en_0,almostfull_1></wr_en_1,rd_en_0,almostfull_1>	416	1	Covered
bin <wr_en_0,rd_en_1,almostfull_1></wr_en_0,rd_en_1,almostfull_1>	72	1	Covered
bin <wr_en_1,rd_en_1,almostfull_1></wr_en_1,rd_en_1,almostfull_1>	195	1	Covered
Cross cvr_grp::almostempty	100.0%	100	Covered
covered/total bins:	8	8	
missing/total bins:	0	8	
% Hit:	100.0%	100	
bin <wr_en_0,rd_en_0,almostempty_0></wr_en_0,rd_en_0,almostempty_0>	937	1	Covered
bin <wr_en_1,rd_en_0,almostempty_0></wr_en_1,rd_en_0,almostempty_0>	2647	1	Covered
bin <wr_en_0,rd_en_1,almostempty_0></wr_en_0,rd_en_1,almostempty_0>	896	1	Covered
bin <wr_en_1,rd_en_1,almostempty_0></wr_en_1,rd_en_1,almostempty_0>	995	1	Covered
bin <wr_en_0,rd_en_0,almostempty_1></wr_en_0,rd_en_0,almostempty_1>	106	1	Covered
bin <wr_en_1,rd_en_0,almostempty_1></wr_en_1,rd_en_0,almostempty_1>	270	1	Covered
bin <wr_en_0,rd_en_1,almostempty_1></wr_en_0,rd_en_1,almostempty_1>	47	1	Covered
<pre>bin <wr_en_1,rd_en_1,almostempty_1></wr_en_1,rd_en_1,almostempty_1></pre>	103	1	Covered
LASS FIFO_coverage			

TAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1

## **Code coverage**

```
______
=== File: FIFO.sv
______
Statement Coverage:
  Enabled Coverage
                   Active Hits Misses % Covered
  Stmts
                          25
-----Statement Details-----
Statement Coverage for file FIFO.sv --
  1
                               2
                               // Author: Kareem Waseem
                               // Course: Digital Verification using SV & UVM
  3
                               // Description: FIFO Design
  5
  6
                               7
  8
                               import uvm_pkg::*;
  9
                               `include "uvm_macros.svh"
  10
                               module FIFO(FIFO_interface.dut inter);
  11
                               localparam max_fifo_addr = $clog2(inter.FIFO_DEPTH);
  12
  13
                               reg [inter.FIF0_WIDTH-1:0] mem [inter.FIF0_DEPTH-1:0];
  14
  15
                               reg [max_fifo_addr-1:0] wr_ptr=0, rd_ptr=0;
  16
  17
                               reg [max_fifo_addr:0] count=0;//
  18
  19
           1
                          6279
                               always @(posedge inter.clk or negedge inter.rst_n) begin
  20
                                if (!inter.rst_n) begin
                          575
                                     wr ptr <= 0:
the care formus view fierp
Branch Coverage:
   Enabled Coverage
                            Active
                                      Hits Misses % Covered
                            -----
                                       ----
                                              -----
   Branches
                                25
                                         25
                                                 0
                                                       100.0
Condition Coverage:
  Enabled Coverage
                        Active Covered Misses % Covered
  FEC Condition Terms
                          22
                                   22
                                          0 100.0
-----Condition Details-----
```

-----Toggle Details-----

Toggle Coverage for File FIFO.sv --

Line	Node	1H->0L	0L->1H	"Coverage"
16	wr_ptr[2]	1	1	100.00
16	wr_ptr[1]	1	1	100.00
16	wr_ptr[0]	1	1	100.00
16	rd_ptr[2]	1	1	100.00
16	rd_ptr[1]	1	1	100.00
16	rd_ptr[0]	1	1	100.00
17	count[3]	1	1	100.00
17	count[2]	1	1	100.00
17	count[1]	1	1	100.00
17	count[0]	1	1	100.00

Total Node Count = 10
Toggled Node Count = 10
Untoggled Node Count = 0

Toggle Coverage = 100.0% (20 of 20 bins)

-----

-----Toggle Details-----

Toggle Coverage for File FIFO\_interface.sv --

Line	Node	1H->0L	0L->1H	"Coverage"
8	clk	1	1	100.00
9	data_in[9]	1	1	100.00
9	data_in[8]	1	1	100.00
9	data_in[7]	1	1	100.00
9	data_in[6]	1	1	100.00
9	data_in[5]	1	1	100.00
9	data_in[4]	1	1	100.00
9	data_in[3]	1	1	100.00
9	data_in[2]	1	1	100.00
9	data_in[1]	1	1	100.00
9	data_in[15]	1	1	100.00
9	data_in[14]	1	1	100.00
9	data_in[13]	1	1	100.00
9	data_in[12]	1	1	100.00
9	data_in[11]	1	1	100.00
9	data_in[10]	1	1	100.00
9	data_in[0]	1	1	100.00
10	wr_en	1	1	100.00
10	rst_n	1	1	100.00
10	rd_en	1	1	100.00
11	data_out[9]	1	1	100.00
11	data_out[8]	1	1	100.00
11	data_out[7]	1	1	100.00
11	data_out[6]	1	1	100.00
11	data_out[5]	1	1	100.00
11	data_out[4]	1	1	100.00
11	data_out[3]	1	1	100.00
11	data out[2]	1	1	100.00


```
100.00
±υ
                                      136 11
10
                                     rd_en
                                                                           100.00
11
                               data_out[9]
                                                      1
                                                                   1
                                                                           100.00
                                                                           100.00
11
                               data_out[8]
                                                      1
                                                                   1
11
                                                      1
                               data_out[7]
                                                                   1
                                                                           100.00
11
                               data_out[6]
                                                      1
                                                                   1
                                                                           100.00
11
                                                      1
                                                                   1
                                                                           100.00
                               data_out[5]
11
                                                      1
                               data_out[4]
                                                                   1
                                                                           100.00
11
                               data_out[3]
                                                      1
                                                                   1
                                                                           100.00
11
                               data_out[2]
                                                      1
                                                                   1
                                                                           100.00
11
                               data_out[1]
                                                      1
                                                                   1
                                                                           100.00
11
                              data_out[15]
                                                      1
                                                                           100.00
                                                                   1
11
                              data_out[14]
                                                      1
                                                                   1
                                                                           100.00
11
                              data out[13]
                                                      1
                                                                   1
                                                                           100.00
11
                               data out[12]
                                                      1
                                                                   1
                                                                           100.00
11
                               data_out[11]
                                                      1
                                                                   1
                                                                           100.00
11
                              data_out[10]
                                                      1
                                                                   1
                                                                           100.00
                               data_out[0]
                                                      1
                                                                           100.00
11
                                                                   1
12
                                    wr_ack
                                                      1
                                                                   1
                                                                           100.00
12
                                   overflow
                                                      1
                                                                   1
                                                                           100.00
                                 underflow
13
                                                      1
                                                                   1
                                                                           100.00
13
                                                      1
                                                                   1
                                                                           100.00
                                       full
13
                                      emptv
                                                      1
                                                                   1
                                                                           100.00
                                                                           100.00
13
                                almostfull
                                                      1
                                                                   1
13
                                                                           100.00
                               almostempty
```

Total Node Count = 43 Toggled Node Count = 43 Untoggled Node Count = 0

Toggle Coverage = 100.0% (86 of 86 bins)

-----

## **Assertion coverage**



∆ Assertions =						===
B + <b>≥</b> B % &   X 1 1 1 1 1 2 2   0 + <b>M</b> E	] 😘 🐠 - 🚜	Ð- Ð-				
▼ Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count
/uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#173	. Immediate	SVA	on	0	0	- 17
/uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#177	Immediate	SVA	on	0	0	-
/FIFO_main_sequence_pck::FIFO_write_read::body/#ublk#	Immediate	SVA	on	0	1	S =
/FIFO_main_sequence_pck::FIFO_write_only::body/#ublk#	Immediate	SVA	on	0	1	i =
/FIFO_main_sequence_pck::FIFO_read_only::body/#ublk#1	. Immediate	SVA	on	0	1	
	Concurrent	SVA	on	0	1	
+ /FIFO_top/DUT/INIT/reading_assert	Concurrent	SVA	on	0	1	S =
→ /FIFO_top/DUT/INIT/WriteNotRead_assert	Concurrent	SVA	on	0	1	E
<u>→</u> /FIFO_top/DUT/INIT/ReadNotWrite_assert	Concurrent	SVA	on	0	1	S (E
+ /FIFO_top/DUT/INIT/accept_writing_assert	Concurrent	SVA	on	0	1	S 🗏
+ /FIFO_top/DUT/INIT/refuse_writing_assert	Concurrent	SVA	on	0	1	E
→ /FIFO_top/DUT/INIT/count_no_change_assert	Concurrent	SVA	on	0	1	S
+ /FIFO_top/DUT/INIT/count_up_assert	Concurrent	SVA	on	0	1	i =
+ /FIFO_top/DUT/INIT/count_down_assert	Concurrent	SVA	on	0	1	E
+ /FIFO_top/DUT/INIT/count_above_assert	Concurrent	SVA	on	0	1	E
+ /FIFO_top/DUT/INIT/over_flow_assert	Concurrent	SVA	on	0	1	i =
+ /FIFO_top/DUT/INIT/under_flow_assert	Concurrent	SVA	on	0	1	E
+ /FIFO_top/DUT/INIT/reset_check/reset	Immediate	SVA	on	0	1	8
★ /FIFO_top/DUT/INIT/comb_checks/full_check	Immediate	SVA	on	0	1	i =
** /FIFO_top/DUT/INIT/comb_checks/almostfull_check	Immediate	SVA	on	0	1	1
**JAFIFO_top/DUT/INIT/comb_checks/empty_check	Immediate	SVA	on	0	1	
+ / /FIFO_top/DUT/INIT/comb_checks/almostempty_check	Immediate	SVA	on	0	1	i =

Name	File(Line)	Failure Count		
/FIFO_top/DUT/INIT/r	eset_check/reset			
	FIFO_assertions.sv(1	5)	0	1
/FIFO_top/DUT/INIT/c	omb_checks/full_check			
	FIFO_assertions.sv(2	•	0	1
/FIFO_top/DUT/INIT/c	omb_checks/almostfull	_		
	FIFO_assertions.sv(2	•	0	1
/FIFO_top/DUT/INIT/c	omb_checks/empty_chec			
	FIFO_assertions.sv(3		0	1
/FIFO_top/DUT/INIT/c	omb_checks/almostempt	_		
	FIFO_assertions.sv(3	4)	0	1
/FIFO_top/DUT/INIT/w	<u>-</u>		_	
	FIFO_assertions.sv(4	5)	0	1
/FIFO_top/DUT/INIT/r			_	
	FIFO_assertions.sv(5	2)	0	1
/FIFO_top/DUT/INIT/W	<del>_</del>		_	
	FIFO_assertions.sv(5	9)	0	1
/FIFO_top/DUT/INIT/R	_		_	
	FIFO_assertions.sv(6	6)	0	1
/FIFO_top/DUT/INIT/a	ccept_writing_assert		_	
	FIFO_assertions.sv(7	3)	0	1
/FIFO_top/DUT/INIT/r	efuse_writing_assert		_	
	FIFO_assertions.sv(8	0)	0	1
/FIFO_top/DUT/INIT/c	ount_no_change_assert			
	FIFO_assertions.sv(8	7)	0	1
/FIFO_top/DUT/INIT/c	_ : _			
	FIFO_assertions.sv(9	5)	0	1
/FIFO_top/DUT/INIT/c				
	FIFO_assertions.sv(1	03)	0	1
/FIFO_top/DUT/INIT/c				_
	FIFO_assertions.sv(1	10)	0	1
/FIFO_top/DUT/INIT/o			_	
	FIFO assertions.sv(1	17)	0	1
<				

```
FIFU_assertions.sv(/3)
                                                        1
                                                  О
/FIFO_top/DUT/INIT/refuse_writing_assert
                     FIFO_assertions.sv(80)
                                                  0
                                                        1
/FIFO_top/DUT/INIT/count_no_change_assert
                                                        1
                     FIFO assertions.sv(87)
/FIFO_top/DUT/INIT/count_up_assert
                                                  0
                                                        1
                     FIFO assertions.sv(95)
/FIFO_top/DUT/INIT/count_down_assert
                                                         1
                     FIFO_assertions.sv(103)
/FIFO_top/DUT/INIT/count_above_assert
                     FIFO_assertions.sv(110)
                                                   0
                                                         1
/FIFO_top/DUT/INIT/over_flow_assert
                     FIFO_assertions.sv(117)
                                                   0
                                                         1
/FIFO_top/DUT/INIT/under_flow_assert
                     FIFO_assertions.sv(124)
                                                   0
                                                         1
/FIFO_main_sequence_pck/FIFO_write_read/body/#ublk#123879083#14/immed__17
                     FIFO_main_sequence.sv(17)
                                                     0
                                                           1
/FIFO_main_sequence_pck/FIFO_write_only/body/#ublk#123879083#31/immed__38
                     FIFO_main_sequence.sv(38)
                                                     0
                                                           1
/FIFO_main_sequence_pck/FIFO_read_only/body/#ublk#123879083#52/immed__59
                     FIFO_main_sequence.sv(59)
                                                           1
```

#### DIRECTIVE COVERAGE:

Name	Design Design Unit UnitType	_	e(Line	e) Count Status
/FIFO_top/DUT/INIT/reset_check/reset_cov		Verilog	SVA	FIFO_assertions.sv(16)
/FIFO_top/DUT/INIT/comb_checks/full_cove		Verilog	SVA	FIFO_assertions.sv(23) 416 Covered
/FIFO_top/DUT/INIT/comb_checks/almostful	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(27) 537 Covered
/FIFO_top/DUT/INIT/comb_checks/empty_cov	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(31) 325 Covered
/FIFO_top/DUT/INIT/comb_checks/almostemp		Verilog	SVA	FIFO_assertions.sv(35) 341 Covered
/FIFO_top/DUT/INIT/writing_cover	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(46) 2552 Covered
/FIFO_top/DUT/INIT/reading_cover	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(53) 368 Covered
/FIFO_top/DUT/INIT/WriteNotRead_cover	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(60) 78 Covered
/FIFO_top/DUT/INIT/ReadNotWrite_cover	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(67) 227 Covered
/FIFO_top/DUT/INIT/accept_writing_cover	FIFO_assertions	Verilog	SVA	
/FIFO_top/DUT/INIT/refuse_writing_cover	FIFO_assertions	Verilog	SVA	
/FIFO_top/DUT/INIT/count_no_change_cover	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(88)
/FIFO top/DUT/INIT/count up cover	FIFO assertions	Verilog	SVA	947 Covered FIFO assertions.sv(96)

. –		•	_	_	-		227 Covered
/FIFO_t	op/DUT/IN	IT/accept_writ	ing_cover	${\sf FIFO\_assertions}$	Verilog	SVA	FIFO_assertions.sv(74)
							2552 Covered
/FIFO_t	op/DUT/IN	IT/refuse_writ	ing_cover	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(81)
							1082 Covered
/FIFO_t	op/DUT/IN	IT/count_no_ch	nange_cover	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(88)
_	-			_	_		947 Covered
/FIFO t	op/DUT/IN	IT/count up co	over	FIFO assertions	Verilog	SVA	FIFO assertions.sv(96)
_				_			1877 Covered
/FIFO t	op/DUT/IN	IT/count down	cover	FIFO assertions	Verilog	SVA	FIFO assertions.sv(104)
_			-				595 Covered
/FTFO t	on/DUT/TN	IT/count above	cover	FTFO assertions	Verilog	SVΔ	FIFO assertions.sv(111)
/1110_0	op/201/1N	in, count_above		1110_03361 610113	VCI 110B	310	6002 Covered
/ETEO +	on /DUT /TN	IT/over flow o	ovon	ETEN assentions	Vanilar	SVA	FIFO assertions.sv(118)
/ ۲170_0	ор/вот/тм.	II/over_IIow_c	over	riro_asser.cions	verilog	JVA	_ , ,
/FTF0 .	(DUT (TH			FTF0		C) //	855 Covered
/F1F0_t	op/DUI/IN.	IT/under_flow_	_cover	FIFO_assertions	Verilog	SVA	FIFO_assertions.sv(125)
							477 Covered

TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 17

#### **UVM** report

```
********
                     IMPORTANT RELEASE NOTES
                                                    ********
   You are using a version of the UVM library that has been compiled
   with 'UVM NO DEPRECATED undefined.
   See http://www.eda.org/svdb/view.php?id=3313 for more details.
   You are using a version of the UVM library that has been compiled
   with "UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
   See http://www.eda.org/svdb/view.php?id=3770 for more details.
       (Specify +UVM_NO_RELNOTES to turn off this notice)
 UVM INFO verilog src/questa uvm pkg-1.2/src/questa uvm pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA UVM-1.2.3
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa_UVM] questa_uvm::init(+struct)
 UVM INFO @ 0: reporter [RNTST] Running test FIFO test...
 UVM_INFO C:/Users/DELL/Desktop/System Veri;og-UVM Diploma/UVM project/FIFO test.sv(40) @ 0: uvm_test_top [run phase] reset_asserted
🛊 UVM_INFO C:/Users/DELL/Desktop/System Veri;og-UVM Diploma/UVM_project/FIFO_test.sv(42) @ 11: uvm_test_top [run_phase] reset deasserted
# UVM INFO C:/Users/DELL/Desktop/System Veri;og-UVM Diploma/UVM project/FIFO test.sv(43) @ 11: uvm test top [run phase] stimulas generation for write and read started
 UVM_INFO C:/Users/DELL/Desktop/System Veri;og-UVM Diploma/UVM_project/FIFO_test.sv(45) @ 50011: uvm_test_top [run_phase] stimulas generation for write and read ended
 UVM_INFO C:/Users/DELL/Desktop/System Veri;og-UVM Diploma/UVM_project/FIFO test.sv(46) 0 50011: uvm_test_top [run_phase] stimulas generation for write only started
 UVM INFO C:/Users/DELL/Desktop/System Veri;og-UVM Diploma/UVM project/FIFO test.sv(48) @ 55011: uvm test top [run phase] stimulas generation for write only ended
 UVM_INFO C:/Users/DELL/Desktop/System Veri;og-UVM_Diploma/UVM_project/FIFO_test.sv(49) @ 55011: uvm_test_top [run_phase] stimulas generation for read only started
# UVM_INFO C:/Users/DELL/Desktop/System Veri;og-UVM Diploma/UVM_project/FIFO_test.sv(51) @ 60011: uvm_test_top [run_phase] stimulas generation for read only endedd
 UVM INFO verilog src/uvm-1.ld/src/base/uvm objection.svh(1268) @ 60011: reporter [TEST DONE] 'run' phase is ready to proceed to the 'extract' phase
 UVM_INFO C:/Users/DELL/Desktop/System Veri;og-UVM_Diploma/UVM_project/FIFO_scoreboard.sv(81) @ 60011: uvm_test_top.env.sb [run_phase] total successful transactions :
                                                                                                                                                                            6001
# UVM INFO C:/Users/DELL/Desktop/System Veri;og-UVM Diploma/UVM project/FIFO scoreboard.sv(82) @ 60011: uvm test top.env.sb [run phase] total failed transactions :
# --- UVM Report Summary ---
 ** Report counts by severity
 UVM_INFO: 14
# UVM WARNING : 0
# UVM ERROR : 0
# UVM FATAL : 0
 ** Report counts by id
# [Questa UVM] 2
 [RNTST] 1
 [TEST DONE]
 [run_phase] 10
# ** Note: $finish : C:/questasim64 10.6c/win64/../verilog src/uvm-1.ld/src/base/uvm root.svh(430)
```

## **Assertion details**

## **Immediate Assertions**

Feature	Assertion
When reset is asserted all internal	if(!rst_n)
signals and outputs should be zero	reset: assert final (DUT.count==0 &&
except the empty flag and data out	DUT.rd_ptr==0 && DUT.wr_ptr==0 &&
	empty && !full && !almostfull &&
	!almostempty);
When reset is deasserted and	if(rst_n) begin
count=FIFO_DEPTH ,the full flag	if(DUT.count==FIFO_DEPTH)
rises.	full_check:assert(full==1'b1);
When reset is deasserted and	if(rst_n) begin
count=FIFO_DEPTH-1 ,the almostfull	if(DUT.count==FIFO_DEPTH-1)
flag rises.	full_check:assert(almostfull==1'b1);
When reset is deasserted and	if(rst_n) begin
count= 1 ,the almostempty flag	if(DUT.count==1'b1)
rises.	full_check:assert(almostempty
	==1'b1);
When reset is deasserted and	if(rst_n) begin
count= 0 ,the empty flag rises.	if(DUT.count==1'b0)
	full_check:assert(empty ==1'b1);

## **Concurrent Assertions**

Feature	Assertion
At posedge clk if write enable is high	@(posedge clk) disable iff(!rst_n)
and fifo isn't full the write pointer	(wr_en && !full)  =>
increments in a cycle	(DUT.wr_ptr==\$past(DUT.wr_ptr)+1'b1);
At posedge clk if write enable is	@(posedge clk) disable iff(!rst_n)
low,read enable is high and fifo isn't	(!wr_en && rd_en && !empty)  =>
empty the read pointer increments in	(DUT.rd_ptr==\$past(DUT.rd_ptr)+1'b1);
a cycle	

	·
At posedge clk if write enable is high, read enable is high and fifo is empty the write pointer increments in	@(posedge clk) disable iff(!rst_n) (wr_en && rd_en && empty)  => (DUT.wr_ptr==\$past(DUT.wr_ptr)+1'b1);
a cycle	
At posedge clk if write enable is	@(posedge clk) disable iff(!rst_n)
high,read enable is high and fifo is full	(wr_en && rd_en && full)  =>
the read pointer increments in a cycle	(DUT.rd_ptr==\$past(DUT.rd_ptr)+1'b1);
At posedge clk if write enable is high	@(posedge clk) disable iff(!rst_n)
and fifo is full the wr_ack will be low	(wr_en && full)  => (!wr_ack);
in a cycle(failing to write)	
At posedge clk if write enable is high	@(posedge clk) disable iff(!rst_n)
and fifo isn't full the wr_ack will be	(wr_en && !full)  => (wr_ack);
high in a cycle(manage to write)	
At posedge clk if write enable is	@(posedge inter.clk) disable iff(!rst_n)
low,read enable is low the count will	(!wr_en && !rd_en)  =>
not change	(\$stable(DUT.count));
At posedge clk if write enable is	@(posedge inter.clk) disable
high,read enable is low and fifo isn't	iff(!inter.rst_n) ((wr_en && !rd_en &&
full or write enable is high,read enable	!full)  (wr_en && rd_en && empty))
is high and fifo is empty the counter	=>
increments in a cycle	(DUT.count==\$past(DUT.count)+1'b1);
At posedge clk if write enable is	@(posedge clk) disable iff(!rst_n)
high,read enable is high and fifo is full	((!wr_en && rd_en &&
or write enable is low,read enable is	!empty)  (wr_en && rd_en && full))
high and fifo isn't empty the counter	=> (DUT.count==\$past(DUT.count)-
decrements in a cycle	1'b1);
Count shouldn't exceed the fifo depth at any time	@(posedge clk) (DUT.count < 4'b1001);
At posedge clk if write enable is	@(posedge clk) disable iff(!rst_n)
high,read enable is low and fifo is full	(wr_en && !rd_en && full)  =>
the overflow rises in a cycle	(overflow);
At posedge clk if write enable is	@(posedge clk) disable iff(!rst_n)
low,read enable is high and fifo is	(!wr_en && rd_en && empty)  =>
empty the underflow rises in a cycle	(underflow);