
b[3]
p[4]
p[5]
p[6]
clk
rst_n
p[7]
p[3]
b[2]
p[2]
a[0]
a[1]
b_reg[3]
p[4]
p[5]
p[6]
p[7]
p[3]
CK
b_reg[2]
CK
p[2]
a_reg[0]
CK
a_reg[1]
b_reg[1]
p[0]
p[1]
a_reg[3]
b_reg[0]
a_reg[2]
1
2
3
4
5
6
7
20 μm
b[1]
p[0]
b[0]
p[1]
a[2]
a[3]
Flip-flops
Logic cells
Buffers
Clock buffers (CK)
Critical-path nets
Other signal wires
Decap, fill and tap
Power straps