

Figure 1. xor instruction during Instruction fetch (IF) cycle.

$IR = MEM[PC]$

$PC = PC + 4$





Figure 2. add instruction during Instruction decode (ID) cycle.

$A = \text{Reg}[IR[25-21]]$

$B = \text{Reg}[IR[20-16]]$

$ALUOut = PC + (\text{sign_extended}(IR[15-0]) \ll 2)$



If (A==B), then PC= ALUOut




Figure 5. lw instruction during memory read completion cycle.

Reg[IR[20-16]] = MDR

