CSE3411 Assignment 02

Name: Umme Abira Azmary

ID: 20101539

Section: 10

Ans. to the gues. no-01:

- 1) logical address (B143:5241)
 - @ First Physical Address = (B1430)h

 Last Physical Address = (B1430 # FFFF)h

 = (C142F)h
 - (b) Fifth Physical Address = (B1430+0004) h
 = (B1434) h

Last fifth Physical Address = (B1430+ FFFB)_h
= (C142B)_h

C Target Physical Addresk = (81430 + 5241) h

Ans. to the ques. no-02:

Physical Address = (34215)h

(-) Offset = (1252)h

Base Address Segment Number = (32FC3) h

this segment number is not acceptable as the LSB value is not equal to 0. If I devide it with (10), 1 find as float number

and a segment number can never be a flood number.

Bone Address = (32FC3) + (0).

= 32FC.3 + Not acceptable as a segment number.

Ansilo the quesino-3:

RD is an active low pin. It means when 0 is provided let microprocessor as input, this pin neads data from memory / 10 and when 1 is provided as input, it does not perform its functionality for microprocessor

RD = 0 = 1; Active to read data from memory/10

 $\overline{RD} = \overline{I} = 0$; Inactive.

Ans. to the ques. no 4:

An active high performs its functionality when given 1 as an imput. For example: ALE is an active high pin. This means, when ALE = 1, it indicates an address is available on bus and ALE = 0, it remains inactive.

This is no one of the example of an active high pin. The active high pin mostly remains active when given I and a when given 0.

er and the modern of the second of the second

I was and the comment of the second

1 1 1 2 2 2 1 1 2

Ans to the ques no-05:

Clock cycle = 6 1.

Duty Cycle = 25%.

Clock Rate, f = 20x106 Hz

(i) Clock Pulse,
$$T = \frac{1}{7} = \frac{1}{20 \times 10^6} = 5 \times 10^8 \text{ sec}$$
.

(ii) Time needed for a complete bun cycle = Tx clock cycle = 5x10-8x6 = 3x10-7 sec.

(ii) Logical High on one clock cycle, (Ton) =
$$\frac{25}{100} \times T$$

$$= \frac{25}{100} \times 5 \times 10^{3}$$

(iv) Logical High on one bus cycle=Ton x 6

=
$$1.25 \times 10^{8} \times 6$$

= $7.5 \times 10^{-8} \text{sec}$.

Degical Low for one clock cycle, (Toff) =
$$(1 - \frac{25}{100}) \times T$$
.
= $(1 - \frac{25}{100}) \times 5 \times 15^8$
= 3.75×15^8 sec.

P) Logical Low for one bus cycle, (Toff) = 3.75 x 10 8 x 6 3

= 2.25 x 10 7 sec

Aris, to the ques. no - 6

and the state of the same of the state of the

Duty cycle, Flow = 25 ns

total time for one bus eycle = 250ns

Clock cycle = 8

. > Duty, cycle = 25x8

. 32 · (· x · 2) = 0.8

Ans to the ques no - 7:

@ MOV [3214h], BL

Here, Ao = 0, as the starting address is even and

BHE = 1, as we are working with 1 byte (8 bit) data, no need to store the data on odd bank.

nig THE pin

CV VICEVERSON.

(MOV AX,[1234h]

-> Here, Ao = 0, as the starting address is Even, and

BHE = 0, the record is, evenif we are working with 2 byte (16 bit) data, so we need to store the lower bits on evenlow data bank and the higher bit on odd! High bank.

@ MOV CH, [1234h]

=> Here, Ao = 0, as the starting address is Even, and

BHE=1, as two are going to working with 1 byte (8 bit)

data, no need to store on odd/High bank.

(d) MOV [5413h], DL

Here, Ao=1, as the starting address is Odd, and BHE = 0, as we are working with 1 byte odd data, we need to store it on odd / High bank.

And to the quesino- 81

- 1 This timing diagram is for the Read cycle.
- De The reason behind M/IO pin being twisted around [both one and a zero] like that is, the value of passing M or IO both happens within the same pin and we are not certain in which time the passes according to specific time. So, we use this twisted pattern so that both address and data can pass accordingly.
- @ If the ALE pin was high in T3 (thind clock cycle), it would be a problem. Because ALE pin enables the passing of address which needs to be passed at T1 (first clock cycle); so if we The reason is, the both data and address passes through the AD pin and data specifically passes on the T3 clock cycle. Now, if both address and data are enable to passes on the third clock cycle, it will create a conflict whether the address or data should be passed on T3 (third clock cycle).

The number of clock cycles will increase upto twelock cycle until the ready pin is actived activated. So, the Is last cycle will not be 4 anymore.

BONUS:

The DT/R pin

The RD pin lets the microprocessor to read data from memory/IO; whereas the DT/R pin ensures the direction of flow through the transceiver. The transceiver ensures the flow of data from microprocessor memory ID or viceversa.

and the state of t

grant or the second of the sec

Lar and the state of the state of the

in all the could