Assignment-03 CSE 341

Name: Umme Abira Azmary

ID: 20101539

Section: 10

② If the RD and DEN is high throughout the read cycle, the dada transfer will not take place. The reason is, RD and DEN are active low pin and they take part in data transferring throughout the read cycle if they are given low value. $RD = \overline{O} = 1$ and $\overline{O}EN = \overline{O} = 1$.

F. 2721 - 1- X - 1

- 3) If the READY pin is high while the RD pin is low, the data when transfer will not take place. The reason is, RD pin is low, it lets processor to read/write from IO/memory device, whereas the READY pin lets the microprocessor know if a memory IIO pin pin is activated to share. So, if the RD is is still a high, during while Ready pin is activated, the data transfer will not take place.
- 4) If the ALE pin is low throughout the read cycle, the address of whether a data will be read/write from memory/IO will be unavailable. To be more specific, if an available address is not acknowledged by the microprocessor, the its corresponding data will not be read.

- (3) If an interrupt is caused by the INT 53 instruction, it is non-maskable. The reason is, all software generated interruption from 0-235 are non-maskable.
 - (b) $53\times 4 = (212)_d$ $IP = (0004)_h, 510+$ $C5 = (0006)_h, 510+$

Now,

The starting address is = (6 B150)h.

@ It a signal is received on the NMI pin, first the flag value of IF becomes 0, so that no other interrupt occurs while handling the present interrupt and the TF is also 0, so that is stops single exercition. Because, while servicing an interrupt, if single step is activated, it may kill much more time. And

These two values of flag are pushed on the stack as MAIN PSWI through stack pointer. Then, by reducing the value of stack pointer 2 the MAIN is and by reducking the value of 4, the IP value is pushed on the stack and then ISR is and ISR IP is st pushed on the microprocessor.

After successful execution of interrupt, the UP pop the values of IP, and flags to continue the execution of the previous instruction and that's how are NMI interrupt is handled.

in the product of the production of the

south profession to the former's do to

and the state of the section of and the

- 1 INTR interrupt has occurred from t= Osec to 10 sec.

 Divide Error occurs from t=11 sec to t= 16 sec.
- So, order is INTR -> Divide Error.
- DINTR interrupt has occurred from t=0 sec to t = 5 sec, at t=6 sec, Divide Error Interrupt occurs. Because of the arrival of a higher prioritized interrupt, the Divide Error Interrupt is serviced first from t=6 see remaining to t=11 sec, and after that, the INTR is serviced from t=12 to t=16 sec.

So, order is: Divide Error - INTR

@ INTR interrupt has occurred from t= osec to 1= losec.

The single Step interrupt will be serviced from

J=11sec to J=16 sec & as it is a low primitized

interrupt. so, order is: INTR -> Single Step.

d) INTR has occurred from t= 0 to t= 5 sec. Then, single step and nms, Divide Error and occurs at t= 6 sec. Now, the

Divide Error is serviced first, then NMI, then INTR and lantly single step.

30, Orderis; Divide Error > NMI -> INTR -> Single Step.