Lab 5 & 6: Assignment 1 (10 Marks)

Date for Showing the output to Instructor (No Deduction): 17/09/2021 between 11AM-1PM Due Date for final submission through CMS: 17/09/2021 9:00 PM

Name: Lakshmi Mounika Chaturvedula


ID No: 2019A8PS0621H

Problem Statement: Design a state machine to control the tail lights of a 1965 Ford Thunder bird (Figure 1). The tail lights are composed of three lights on each side which operate for the turns as shown in figure 2. The state machine has two inputs (LEFT, RIGHT) and 6 outputs (LC, LB, LA, RA, RB and RC). When (RIGHT=0 and LEFT=0) or when (RIGHT=1 and LEFT=1) no lights will turn ON. If (RIGHT=0 and LEFT=1) then lights LC, LB, and LA will be ON as shown in figure 2(a) indicating LEFT turn. If (RIGHT=1 and LEFT=0) then lights RA, RB, and RC will be ON as shown in figure 2(b) indicating RIGHT turn. In addition to LEFT and RIGHT there are two more inputs Clk and Reset for normal operation of FSM. When Reset is enabled all lights will be OFF. The flashing rate of LEDs is 2Hz (i.e. the time between two successive states is 0.5s).

PIN Assignment:

Inputs: RIGHT→ F22; LEFT→G22;

Outputs: LC \rightarrow U14; LB \rightarrow U19; LA \rightarrow W22; RA \rightarrow U22; RB \rightarrow T21; RC \rightarrow T22;



(Please refer to the file named "Vivado_Design_Flow_All_Steps.pdf" for a review of all the steps

1. Question: Draw the FSM (can be an image) with proper description.

	Outputs- 6 ofp (3	for left & 3 for	right)
The second secon			
B. Talley, Japanese State State Company of the Asset	Let the parameters state e	ncodings be so	-000 - All lights of
	State diagram:	81	-001 - IA on Os peravignin
			2-010 - LA) LB ON
			5-011 - LA, LB, LC on
		\$	4-100 - RA on Cas peranigon
			5-101 -PA, RB on
and the distribution of the last sufficient provinces between the contract of the last sufficient provinces and the last sufficient provinces are also sufficient provinces and the last sufficient provinces are also sufficient provinces and the last sufficient provinces are also sufficient provinces and the last sufficient provinces are also sufficient provinces and the last sufficient provinces are also sufficient provinces and the last sufficient provinces are also sufficient provinces and the last sufficient provinces are also sufficient provinces and the last sufficient provinces are also sufficient provinces and the last sufficient provinces are also sufficient provinces and the last sufficient provinces ar			56-110 - RA, RB, RC on
			57-11) - LA, LB, LC, RA, RB, D
		happen	ON Cwrose ofp
		\$ = 1 = -	should be directed to
			000000)
	State Transition Diagram):-	
		Left=0 Right=0	rilet
	S0	15	Left= left (light)
	1 000 dept=1	Right=1 XX	Right = right (ifpli
	SI right=0	(34)	a o lud
	(FA)	RA	
	XXI) XX	1 1
	(3)	(S5)	
and the second s	(AAB)		12 13 Y
	\ \tau\	**	
	(39)	CS6 Paland	


Date ___ / ___ / ____



State	Trans	sition	Table	Cuith the	encodings):
1000	_	=	= =	Carrier was	and

			•	
	Present State	Input Input Tig	out Next State	Output Out
	so (000)	0	50 (000)	0000000
-	SO (000)	1000	31 (001)	001000
	si (00 i)	XX	S2 (010)	011000
	52 (010)	X	X 53(0(1)	111000
	53 (011)	X	x 50 (000)	000000
1000	(000)08	0 101	84 (100)	000100
	S4:(100)	XIOX	(55 (101)	000110
	S5 (101)	X - 1.	X \ S6 (110)	1000111
	56 (110)	1 x 1	X so (000)	1000000
		5	7	

7SM:



(nue left, right)

- * The description for next state, present state is mentioned in the
- table

 * If Reset = = 1 then present state is SO


positive edge only) else present state is next state

* Even the clock is taken a the posedge (clock) into vailing code

Page No.



	Date//_						
* !	We can use	Oflipflops	to de for r	next states &	output.		
	So, Dflipt	op inputs wi	Il simply be	next state.	values it		
(ABC)		Tales	CALECT	DHIPFLOPIP DA DSPC	Output		
desent state		Input (right)	West state	DA DAPC	TC TOTA BARBIL		
000	1	.0	000	000	000000		
000	0		100	001	000100		
000		0	000	000	000000		
000		X	000	010	000000		
010		· v	011	010	011000		
011			.000	011	111000		
100	•	1 ·x .		000	000000		
101		V	110	. 110	000110		
110		X	000	000	400000		
			1000		1 0 0 0 000		
uAnd	any other s	late of -	000000		C Fromdoult car		
roF	Next states	$\Rightarrow D_A = A1$	BHB'C'L'R.	(A 'B'C' +1	R + ABC J'E + ABC		
		þ		1.11.30	· · · · · · · · · · · · · · · · · · ·		
		DB = Blc+	AlBC (:.	A BIC + AB	c'tAB'C)		
1 10 10	14 5		•				
1		DC + B1	C'LR'+ AIB	c' (: ABC'L	R+ABC +BC+P		
		33 11 11	4		4		
		1			, from don't		
Ic = A'BC							
	LB - A'BC' + A'B'C						
	LA = A'BC' tA'B'E+ A'B'C'LR'						
Similary							
	PR = ABIC						
		C+ AB'C	= Aa1				
The same of the sa	RA = A	B'C TAB'C'	+ A'B'C'1'R	÷			
1	7	AB'+ A'B'C	TIR	AND THE PROPERTY OF THE PROPER			
		•	(E) (a)		Fage No		
Con Contraction					rage		



2. Create a Vivado Project and write Verilog code (Car_FSM.v with comments) for implementing

the above FSM.

Question: Paste the image of verilog code Car FSM.v.

Answer: Without the clock division

```
module Car_FSM(
   input left, right, //for left and right lights
   input Clk,
   input Reset,
   output reg [5:0] out//light outputs
   );
   //define present state and next state in the state diagram
   reg[2:0] next_state, present_state;
   //Use the keyword parameter for defining the state variables
   //these are choosen as a reference for defining present state, next state
  parameter S0=3'b000,
            S1=3'b001,
            S2=3'b010,
            S3=3'b011,
            S4=3'b100,
            S5=3'b101,
            S6=3'b110;
    //Impelmentation of FSM----->State Register without clk dividion
    //reg [25:0] Clk Div;
          //always@(posedge Clk,posedge Reset)
         // begin
          //if (Reset == 1)
         // Clk Div=0;
         // else
         //Clk_Div=Clk_Div+1;
         //end
```

```
always@(posedge Clk, posedge Reset)
   begin
   if (Reset == 1)
   present_state=3'b000;//Present State will be zero if the reset is high
   present_state=next_state;
   //Input and Output Logic....
   //Input+Next state logic
   always@(present_state[2:0],left,right)
   case (present_state)
   S0:begin//From S0 the lights can go either in left and right direction and they are mentioned below
     if(left==0 && right==0)
     next_state=S0;
     else if(left==1 && right!=1)
     next_state=S1;
     else if (right == 1 && left!=1)
     next state=S4;
     else
     next state=S0;
     end
   S1:next_state=S2;
   S2:next_state=S3;
   S3:next_state=S0;
   S4:next_state=S5;
   S5:next_state=S6;
   S6:next state=S0;
  default: next state=S0;
   endcase
    //Output Block implementation.....
   always@(present_state[2:0],left,right)//Output also depends on the left and right
   begin
   case(present_state[2:0])
   S0:begin
      if(left==0 && right==0)
      out=6'b0000000;
      else if(left==1 && right!=1)//left side light starts to glow
      out=6'b001000;
      else if (right == 1 && left!=1) // right side light starts to glow
      out=6'b000100;
      out=6'b0000000;
      end
    S1:out=6'b011000;
    S2:out=6'b111000;
    S3:out=6'b0000000;
    S4:out=6'b000110;
    S5:out=6'b000111;
    S6:out=6'b000000;
    default: out=6'b0000000;
    endcase
    end
endmodule
```


3. Write the test bench Test Car FSM.v and simulate your design to check the functionality.

Question: Paste the image of test bench verilog code Test_Car_FSM.v.


```
Answer:
module Test Car FSM(
    reg left, right;
    reg Clk, Reset;
    wire [5:0] out;
    Car FSM cl(left, right, Clk, Reset, out);
    //Generation of Clock
    initial begin
    Clk=l'b0;
    repeat (32)
    #5 Clk=~Clk;
    $finish:
    //Generation of Reset
    initial begin
    Reset=1'b1; //Reset is set to 1
    Reset=1'b0;//Reset is set to 0
    end
    //Generation of Lights
    initial begin
    #40//For left side lights
    left=1;
    right=0;
    #30//For right side lights
    right=1;
    left=0;
    end
endmodule
```

<u>Question</u>: Paste the image showing the simulated waveforms for FSM (Behavioral Simulation). Clearly show the LEFT turn and RIGHT turn Cases.

Answer: LEFT TURN: 0001000-8; 011000-24; 111000-56 (Put Left=1 and Right=0 in the Test Bench)




RIGHT TURN: 000100-4;000110-6;000111-7 (Put Right= 1 and Left=0 in the Test Bench)



- **4.** Add clock division code to Car_FSM.v such that the actual input Clk (Y9 pin with frequency of 100MHz) is converted to Clock of frequency 2Hz. This 2Hz signal is used as clock for running the FSM.
- 5. Plan your I/O mapping (using I/O planning option) such that actual input Clk is connected to internal clock pin Y9, Reset is connected to push button switch, other inputs (LEFT and RIGHT) are connected to DIP switches and outputs are connected to LEDs. In the ZedBoard, the pin numbers indicating the DIP switches, LEDs and internal clock are listed in table uploaded in CMS. Save the mapping information as Car_FSM.xdc.
- 6. Synthesize (Run Synthesis).


Question: Paste the image showing the schematic after synthesis.


Answer:



<u>Question</u>: Check the summary report and report hardware utilization for the FSM implementation.

Answer: Hardware Utilization=5+3.13+0.03+0.02=8.18%





Resource	Estimation	Available	Utilization %
LUT	8	53200	0.02
FF	33	106400	0.03
10	10	200	5.00
BUFG	1	32	3.13

- 7. Implement the design (Run Implementation).
- 8. Generate Bitstream and port your design on to FPGA (Open Hardware Manager→ New Target→... Program Device)
- 9. Check the output on FPGA.
- 10. Show the output to the instructor.
- 11. Submit following files as a Zipped folder with file name as <Student1_ID_No>_<Name>.zip through CMS before due date.
 - 1) Completed Document
 - 2) Car FSM.v (with proper comments)
 - 3) Test Car FSM.v (with proper comments)
 - 4) Car_FSM.xdc.
 - 5) Car FSM.bit