Digital Verification

Final Project

coverage_fifo_uvm.text includes all reports and its included in the compressed fil

Bugs report:

- 1. Underflow is sequential output. So, it should be defined as reg and be assigned inside always block.
- 2. Handling resetting of signals for each output logic.
- 3. Overflow is deasserted once a successful write is done. So, as underflow in case of reading.
- 4. Case no write occurs wr_ack is deasserted.
- 5. Added logic of the case where both read and write enables are asserted.
- 6. Almostfull flag is asserted case count = FIXED_WIDTH -1 not -2

Assertions table:

Feature	Assertion	
checks that after a reset (rst_n is low), the write pointer (wr_ptr), read pointer (rd_ptr), and count are all reset to zero	<pre>if (!inter.rst_n) begin reset:assert final((!inter.wr_ptr)&&(!inter.rd_ptr)&&(!inter.count)); end</pre>	
checks that the full signal is asserted when the FIFO count reaches its depth (FIFO is full).	fulla:assert final(inter.full == (inter.count == inter.FIFO_DEPTH)? 1:0);	
checks that the almostfull signal is asserted when the FIFO is one entry short of being full.	almostfulla:assert final(inter.almostfull == (inter.count == inter.FIFO_DEPTH - 1)? 1:0);	
checks that the \mathtt{empty} signal is asserted when the FIFO count is zero (FIFO is empty).	emptya:assert final(inter.empty == (inter.count == 0)? 1:0);	
checks that the almostempty signal is asserted when the FIFO count is one (FIFO is almost empty).	almostemptya:assert final(inter.almostempty == (inter.count == 1)? 1:0);	
ensures that when the wr_en signal is	property check_wr_ack;	


asserted (write is enabled), and the FIFO is not full, the write acknowledgment (wr_ack) is asserted on the next clock cycle.	<pre>@(posedge inter.clk) disable iff (!inter.rst_n) (\$past(inter.wr_en) && (\$past(inter.count) < inter.FIFO_DEPTH) && \$past(inter.rst_n) -> inter.wr_ack == 1); endproperty</pre>			
checks that an overflow occurs if a write is attempted when the FIFO is full.	property check_overflow; @(posedge inter.clk) disable iff (!inter.rst_n) (\$past(inter.wr_en) && \$past(inter.full)&& \$past(inter.rst_n)) -> inter.overflow; endproperty			
checks that an underflow occurs if a read is attempted when the FIFO is empty.	property check_underflow; @(posedge inter.clk) disable iff (!inter.rst_n) (\$past(inter.rd_en) && \$past(inter.empty) && \$past(inter.rst_n) -> inter.underflow); endproperty			
checks that the FIFO count remains unchanged if both read and write are enabled at the same time	property check_count_stable; @(posedge inter.clk) disable iff (!inter.rst_n) (\$past(inter.wr_en) && \$past(inter.rd_en) && !\$past(inter.full) && !\$past(inter.empty) && \$past(inter.rst_n)) -> (inter.count == \$past(inter.count)); endproperty			
checks that the FIFO count is incremented by 1 when a write occurs and no read is happening.	property check_count_increment; @(posedge inter.clk) disable iff (!inter.rst_n) (\$past(inter.wr_en) && !\$past(inter.rd_en) && !\$past(inter.full) && \$past(inter.rst_n)) -> (inter.count == \$past(inter.count)+ 1'b1); endproperty			
checks that the FIFO count is decremented by 1 when a read occurs and no write is happening.	property check_count_decrement; @(posedge inter.clk) disable iff (!inter.rst_n) (!\$past(inter.wr_en) && \$past(inter.rd_en) && !\$past(inter.empty) && \$past(inter.rst_n)) -> (inter.count == \$past(inter.count) - 1'b1); endproperty			
checks that the write pointer (wr_ptr) is incremented by 1 when a write occurs, and the FIFO is not full.	<pre>property check_wr_ptr_increment; @(posedge inter.clk) disable iff (!inter.rst_n) (\$past(inter.wr_en) && (\$past(inter.count) < inter.FIFO_DEPTH) && \$past(inter.rst_n) -> (inter.wr_ptr == \$past(inter.wr_ptr) + 1'b1)); endproperty</pre>			
checks that the read pointer (rd_ptr) is incremented by 1 when a read occurs, and the FIFO is not empty.	<pre>property check_rd_ptr_increment; @(posedge inter.clk) disable iff (!inter.rst_n) (\$past(inter.rd_en) && (\$past(inter.count) != 0) && \$past(inter.rst_n) -> (inter.rd_ptr == \$past(inter.rd_ptr) + 1'b1));</pre>			

Waveform snippets:


Reset &Write sequences:



Read sequence:




Write_read_sequence:



Code coverage snippets:

```
--- File: FIFO.sv
Statement Coverage:
                          Active
                                    Hits Misses % Covered
  Enabled Coverage
                                     30
                            38
                                             8 188.8
----Statement Details------
Statement Coverage for file FIFO.sv --
                                             //vcover report top_FIFO.ucdb -all -details -output coverage_fifo.txt
                                             module FIFO(FIFO_interface.DUT inter);
   2
   3
                                              // Write Logic
                1
                                    10419
                                              always @(posedge inter.clk or negedge inter.rst_n) begin
                                               if (!inter.rst_n) begin
inter.wr_ptr <= 0;
// Bug reset of signals</pre>
   6
                                     441
                1
   8
                                      441
                                                 Inter.wr_ack <- 0;
   10
                                                 inter.overflow <- 0;
                                     441
   11
                                                end else if (inter.wr_en && inter.count < inter.FIFO_DEPTH) begin
                                                // Write operation
inter.mem[inter.wr_ptr] <= inter.data_in;
inter.wr_ack <= 1;
inter.wr_ptr <= inter.wr_ptr + 1;</pre>
   12
                                     4085
   13
                                     4085
                                                  // Bug successful write inter.overflow not handled
   16
                                     4085
                                                 inter.overflow \leftarrow \theta;
                1
   17
                                                end else begin
   18
                                                  // Bug Reset inter.wr_ack when no write occurs
   19
   20
                                     5893
                                                 inter.wr_ack <- 0;
   21
                                                 if (inter.full && inter.wr_en) begin
                                     2875
                                                   inter.overflow <= 1;
   22
                                                                                                   In 1, Co
Branch Coverage:
  Enabled Coverage
                          Active Hits Misses % Covered
                                      27
                                                   100.0
   Branches
-----Branch Details-----
Branch Coverage for file FIFO.sv --
-----IF Branch------
                                   10419 Count coming in to IF
   6
               1
                                    441
                                            if (!inter.rst_n) begin
              1
                                    4085
                                              end else if (inter.wr_en && inter.count < inter.FIFO_DEPTH) begin
   18
               1
                                    5893
                                              end else begin
Branch totals: 3 hits of 3 branches = 100.0%
-----IF Branch-----
                                    5893 Count coming in to IF
   21
               1
                                     2875 if (inter.full && inter.wr_en) begin
  23
                1
                                     3018
                                                end else begin
Branch totals: 2 hits of 2 branches = 100.0%
------IF Branch-----
                                    10419 Count coming in to IF
  31
                                          if (!inter.rst_n) begin
   31
                1
                                     441
   35
                1
                                     2747
                                               end else if (inter.rd en && inter.count != 0) begin
   49
               1
                                    7231
                                               end else begin
Branch totals: 3 hits of 3 branches = 100.0%
-----IF Branch------
                                    7231 Count coming in to IF
  41
                                     292
                                            if (inter.empty && inter.rd_en) begin
                1
                                                 end else begin
  43
               1
                                    7029
Branch totals: 2 hits of 2 branches = 100.0%
```

Functional coverage:



TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1

Sequential coverage snippets:


	_		_		
/uvm_pkg::uvm_re Immediate	SVA	on	0	0	
/uvm_pkg::uvm_re Immediate	SVA	on	0	0	
/fifo_write_read_s Immediate	SVA	on	0	1	
/fifo_read_only_se Immediate	SVA	on	0	1	
/fifo_write_only_se Immediate	SVA	on	0	1	
/top/DUT/fifo_sva Immediate	SVA	on	0	1	
/top/DUT/fifo_sva Immediate	SVA	on	0	1	
/top/DUT/fifo_sva Immediate	SVA	on	0	1	
/top/DUT/fifo_sva Immediate	SVA	on	0	1	
/top/DUT/fifo_sva Immediate	SVA	on	0	1	
<u>+</u> <u>A</u> /top/DUT/fifo_sva Concurrent	SVA	on	0	1	
<u>→</u> /top/DUT/fifo_sva Concurrent	SVA	on	0	1	
<u>→</u> /top/DUT/fifo_sva Concurrent	SVA	on	0	1	
<u>+</u> _▲ /top/DUT/fifo_sva Concurrent	SVA	on	0	1	
<u>→</u> /top/DUT/fifo_sva Concurrent	SVA	on	0	1	
<u>→</u> /top/DUT/fifo_sva Concurrent	SVA	on	0	1	
<u>→</u> /top/DUT/fifo_sva Concurrent	SVA	on	0	1	
<u>→</u> /top/DUT/fifo_sva Concurrent	SVA	on	0	1	

Count Count /top/DUT/fifo_sva_instance/assertcheck_rd_ptr_increment Fifo_assertions.sv(80) 0 1 /top/DUT/fifo_sva_instance/assertcheck_wr_ptr_increment Fifo_assertions.sv(72) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_decrement Fifo_assertions.sv(64) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_increment Fifo_assertions.sv(55) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_stable Fifo_assertions.sv(46) 0 1 /top/DUT/fifo_sva_instance/assertcheck_underflow Fifo_assertions.sv(38) 0 1 /top/DUT/fifo_sva_instance/assertcheck_overflow Fifo_assertions.sv(30) 0 1 /top/DUT/fifo_sva_instance/assert_check_wr_ack Fifo_assertions.sv(22) 0 1 /top/DUT/fifo_sva_instance/reset Fifo_assertions.sv(5) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
Fifo_assertions.sv(80) 0 1 /top/DUT/fifo_sva_instance/assertcheck_wr_ptr_increment Fifo_assertions.sv(72) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_decrement Fifo_assertions.sv(64) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_increment Fifo_assertions.sv(55) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_stable Fifo_assertions.sv(46) 0 1 /top/DUT/fifo_sva_instance/assertcheck_underflow Fifo_assertions.sv(38) 0 1 /top/DUT/fifo_sva_instance/assertcheck_overflow Fifo_assertions.sv(30) 0 1 /top/DUT/fifo_sva_instance/assertcheck_wr_ack Fifo_assertions.sv(22) 0 1 /top/DUT/fifo_sva_instance/reset Fifo_assertions.sv(5) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
Fifo_assertions.sv(80) 0 1 /top/DUT/fifo_sva_instance/assertcheck_wr_ptr_increment Fifo_assertions.sv(72) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_decrement Fifo_assertions.sv(64) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_increment Fifo_assertions.sv(55) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_stable Fifo_assertions.sv(46) 0 1 /top/DUT/fifo_sva_instance/assertcheck_underflow Fifo_assertions.sv(38) 0 1 /top/DUT/fifo_sva_instance/assertcheck_overflow Fifo_assertions.sv(30) 0 1 /top/DUT/fifo_sva_instance/assertcheck_wr_ack Fifo_assertions.sv(22) 0 1 /top/DUT/fifo_sva_instance/reset Fifo_assertions.sv(5) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
/top/DUT/fifo_sva_instance/assertcheck_wr_ptr_increment
Fifo_assertions.sv(72) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_decrement
/top/DUT/fifo_sva_instance/assertcheck_count_decrement Fifo_assertions.sv(64)
Fifo_assertions.sv(64) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_increment
/top/DUT/fifo_sva_instance/assertcheck_count_increment Fifo_assertions.sv(55)
Fifo_assertions.sv(55) 0 1 /top/DUT/fifo_sva_instance/assertcheck_count_stable
/top/DUT/fifo_sva_instance/assertcheck_count_stable Fifo_assertions.sv(46) 0 1 /top/DUT/fifo_sva_instance/assertcheck_underflow Fifo_assertions.sv(38) 0 1 /top/DUT/fifo_sva_instance/assertcheck_overflow Fifo_assertions.sv(30) 0 1 /top/DUT/fifo_sva_instance/assertcheck_wr_ack Fifo_assertions.sv(22) 0 1 /top/DUT/fifo_sva_instance/reset Fifo_assertions.sv(5) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
Fifo_assertions.sv(46) 0 1 /top/DUT/fifo_sva_instance/assertcheck_underflow
/top/DUT/fifo_sva_instance/assertcheck_underflow Fifo_assertions.sv(38)
Fifo_assertions.sv(38) 0 1 /top/DUT/fifo_sva_instance/assertcheck_overflow
/top/DUT/fifo_sva_instance/assertcheck_overflow Fifo_assertions.sv(30) 0 1 /top/DUT/fifo_sva_instance/assertcheck_wr_ack Fifo_assertions.sv(22) 0 1 /top/DUT/fifo_sva_instance/reset Fifo_assertions.sv(5) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
Fifo_assertions.sv(30) 0 1 /top/DUT/fifo_sva_instance/assertcheck_wr_ack
/top/DUT/fifo_sva_instance/assertcheck_wr_ack Fifo_assertions.sv(22) 0 1 /top/DUT/fifo_sva_instance/reset Fifo_assertions.sv(5) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
Fifo_assertions.sv(22) 0 1 /top/DUT/fifo_sva_instance/reset Fifo_assertions.sv(5) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
/top/DUT/fifo_sva_instance/reset Fifo_assertions.sv(5) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
Fifo_assertions.sv(5) 0 1 /top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
/top/DUT/fifo_sva_instance/fulla Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
Fifo_assertions.sv(11) 0 1 /top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
/top/DUT/fifo_sva_instance/almostfulla Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
Fifo_assertions.sv(12) 0 1 /top/DUT/fifo_sva_instance/emptya
/top/DUT/fifo_sva_instance/emptya
Fifo_assertions.sv(13) 0 1
/top/DUT/fifo_sva_instance/almostemptya
Fifo_assertions.sv(14) 0 1
<pre>/fifo_write_read_seq_pkg/fifo_write_read_seq/body/#ublk#164226423#15/immed23</pre>
Fifo_write_read_seq.sv(23) 0 1
<pre>/fifo_read_only_seq_pkg/fifo_read_only_seq/body/#ublk#143532583#15/immed25</pre>
Fifo_read_only_seq.sv(25) 0 1
<pre>/fifo_write_only_seq_pkg/fifo_write_only_seq/body/#ublk#220570231#15/immed25</pre>
Fifo write only seq.sv(25) 0 1

Verification plan snippet:

	A				E .
	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
The second second	FFO_reset	active loss resist signal to resist the design	Directed	two covers groups each of then are cross coverage the first is botween wr, so with all output flags and the other between tid, en with all output flags.	s checker that compare insults between main design and a golden model (reference model) in scoreboard class becertions that check for all surput the and internal tage.
10000	FFO_rantomization	randomize all the inputs except cit- 10,000 times then assign their values to the interface	Rendorsization with continues to provide the state of time 2) write enable flag is active with percentage equal to the variable (MR_EN_ON_DEST_3) med enable flag is active with percentage equal to the variable flag is active with percentage equal to the variable flag EN_ON_DEST_	Two covery groups each of them are cross ceverage the first is between w, en with all output flags, and the other between rd, en with all output flags	a checker that compare results between main design and a golden model (inference model) in scoreboard class. 2, sesetions that check for all output the and internal flags.
à	FIFO_END	assign signal test frished at the end of	Directed	No Coverage	print correct and entir counts

Uvm structure:



1. Top Module

The top module is where the UVM testbench is instantiated. It includes:

- The **DUT**, which is the hardware design being verified.
- The interface connects the DUT to the UVM environment and provides the required signals and their corresponding virtual interfaces for the driver and monitor components.

2. UVM_Test

The **UVM_Test** is the test class, which controls the simulation and stimulus generation process. It initializes and configures the environment, sequences, and components. This test runs a sequence of operations to drive input signals and monitor outputs.

Key responsibilities of uvm_test include:

- Instantiating the UVM environment (UVM env).
- Running sequences that control the flow of transactions and data.
- Configuring stimulus, coverage, and any test-specific settings.

3. UVM_Env

The **UVM Environment (UVM_Env)** is where all verification components are brought together. It houses the agents, scoreboard, and coverage collectors. This environment is a container for all components needed to drive and monitor the DUT.

The environment is responsible for:

- Setting up communication between the agents and the scoreboard.
- Collecting coverage to ensure thorough verification.
- Instantiating the **UVM_Agent**, which coordinates the drivers, monitors, and sequencers.

4. UVM_Agent

The **UVM** Agent acts as a container for the main components that interact with the DUT:

- **UVM_Sequencer**: This component is responsible for generating the sequence items (transactions) that are fed to the driver. The sequencer selects the next transaction from the sequence and passes it to the driver.
- **UVM_Driver**: This component converts the abstract sequence items into actual signal-level activity on the interface. It receives transactions from the sequencer and drives them onto the virtual interface connected to the DUT.
- **UVM_Monitor**: The monitor observes the interface activity, collects data (signals), and forwards the information to other components such as the scoreboard for analysis. It doesn't drive any signals but only observes them.

Sequence Flow in UVM_Agent:

- The sequencer generates a sequence item, which represents a transaction.
- The driver receives this item and converts it into actual signal activity on the interface, interacting with the DUT.
- The monitor captures the signal activity on the interface (both inputs and outputs), which is used for further analysis.

5. Interface

The **interface** is the physical connection between the UVM testbench and the DUT. It contains the signals required for communication, such as clock, reset, data, and control signals. The interface connects directly to the driver, which controls these signals during simulation, and to the monitor, which observes them.

Virtual interfaces are used within the driver and monitor to enable them to interact with the signals in the interface. These virtual interfaces provide a pointer to the actual hardware signals in the interface.

6. DUT

The **DUT** is the hardware design being verified. It is connected to the interface and responds to the signals driven by the testbench. The outputs of the DUT are observed and analyzed to verify its functionality.

7. UVM_Monitor

The **monitor** is a passive component that observes transactions on the interface without driving any signals. It captures all relevant data, which includes inputs sent to the DUT and outputs generated by the DUT. The monitor packages this data and sends it to other components for analysis:

- UVM Scoreboard for functional checking.
- Coverage Collector for coverage analysis to ensure all test cases have been exercised.

8. UVM_Scoreboard

The **UVM_Scoreboard** checks the correctness of the DUT's behavior by comparing the observed outputs with the expected outputs. The scoreboard typically receives data from the monitor, compares it with a reference model or the expected results, and reports errors.

It serves two main purposes:

- Functional Verification: By comparing the expected and actual results.
- **Error Logging:** If any diffrences between expected and actual behavior are found, the scoreboard logs an error, helping identify bugs in the DUT.

9. Coverage Collector

The **Coverage Collector** gathers data on how well the testbench exercises the DUT. It checks for:

- Code coverage: how much of the design's code has been executed.
- Functional coverage: how many functional scenarios have been tested.
- Transaction coverage: how many different transactions or states have been exercised.

10. Sequence and Sequence Item

- The **sequence** generates and controls the flow of **sequence items** (transactions) from the sequencer to the driver. Sequence items are data packets or operations that are executed in the DUT.
- The sequence item contains the specific data or instructions to be applied to the DUT via the driver.

End-to-End Flow in UVM Testbench:

- 1. **(UVM_Test):** The top-level UVM_Test initiates the UVM environment and defines the verification plan.
- 2. **(UVM_Sequencer):** The sequencer generates sequence items to stimulate the DUT.
- 3. **(UVM_Driver):** The driver translates the abstract transactions into real signal activity on the DUT interface.
- 4. **(UVM_Monitor):** The monitor observes the activity on the interface, capturing both the input sent to the DUT and the output generated by it.
- 5. **(UVM_Scoreboard):** The scoreboard compares the actual outputs of the DUT with the expected results, checking for functional correctness.
- 6. **(Coverage Collector):** The coverage collector tracks which parts of the DUT and which test cases have been exercised to ensure thorough verification.