UVM-based Verification

Synchronous FIFO




By Moustafa Mohammed

1- **Verification Plan:**

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When reset is active FIFO should be empty, empty should be high the and internal counters(wr_ptr/rd_ptr/count) should be low	Directed at the start of simulation then randomized to be inactive most of time	.5	reset:Immediate Assertion to check the functionality of asynchronous reset.
FIFO_2	When write enable is asserted while the FIFO is not full the data_in should be loaded to FIFO and wr_ptr should increment	Randomization during the simulation with probablity related to WR_EN_ON_DIST value	9	wr_ptr_a:Concurrent Assertion to check the functionality of write enable and wr_ptr.
FIFO_3	When read enable is asserted while the FIFO is not empty the data_out should be loaded from FIFO and rd_ptr should increment	Randomization during the simulation with probablity related to RD EN ON DIST value	٥	rd_ptr_a:Concurrent Assertion to check the functionality of read enable.
FIFO_4	When write enable is asserted while the FIFO is not full the wr_ack signal is asserted	Randomization during the simulation with probablity related to WR_EN_ON_DIST value	-	wr_ack_a:Concurrent Assertion to check the wr_ack flag.
FIFO_5	When write enable is asserted while the FIFO is full, overflow signal is asserted	Randomization during the simulation with probablity related to WR EN ON DIST value	5.	overflow_a::Concurrent Assertion to check the overflow flag.
FIFO_6	When read enable is asserted while the FIFO is empty ,underflow signal is asserted	Randomization during the simulation with probablity related to RD_EN_ON_DIST value	-	underflow_a::Concurrent Assertion to check the underflow flag.
FIFO_7	When write enable is asserted and read enable is deasserted and FIFO is not full the internal signal count should increment	Randomization during the simulation with probablity	.a.	count_inc_a::Concurrent Assertion to check the count signal increment correct.
FIFO_8	When read enable is Deasserted and write enable is asserted while the FIFO is not empty the internal signal count should decrement	Randomization during the simulation with probablity related to RD_EN_ON_DIST value	-	count_dec_a::Concurrent Assertion to check the count signal decrement correct.
FIFO_9	When read enable is asserted and write enable is asserted while the FIFO is neither full nor empty	Randomization during the simulation with probablity related to RD_EN_ON_DIST and WR_EN_ON_DIST values		count_no_chang_a::Concurrent Assertion to check the count signal does not change.
FIFO_10	When Count equals to zero means the FIFO is empty	-	-	empty_check:Immediate Assertion to check the empty flag.
FIFO_11	When Count equals to one means the FIFO is written once so its almostempty	-	-	almostempty_check:Immediate Assertion to check the almostempty flag.
FIFO_12	When Count equals to FIFO_DEPTH means the FIFO is written FIFO_DEPTH times so its full	(4)	2	full_check:Immediate Assertion to check the empty flag.
FIFO_13	When Count equals to FIFO_DEPTH-1 means the FIFO is written FIFO_DEPTH-1 times so it's almostfull	iei .	8	almost_full_check:Immediate Assertion to check the empty flag.
FIFO_14	When read enable is asserted while the FIFO is not empty the data_out should be loaded from FIFO	-		A Checker in the Scoreboard checks for the correct functionality of write to and read from FIFO
FIFO_15	Combinations of wr_en,rd_en ,and almostempty flag		cross cover values of write, read enables and almostempty.	-
FIFO_16	Combinations of wr_en,rd_en ,and empty flag	-	cross cover values of write,read enables and empty.	-
FIFO_17	Combinations of wr_en,rd_en ,and almostfull flag	-	cross cover values of write, read enables and almostfull.	*
FIFO_15	Combinations of wr_en,rd_en ,and almostempty flag		cross cover values of write,read enables and almostempty.	-
FIFO_16	Combinations of wr_en,rd_en ,and empty flag		cross cover values of write, read enables and empty.	
FIFO_17	Combinations of wr_en,rd_en ,and almostfull flag		cross cover values of write, read enables and almostfull.	
FIFO_18	Combinations of wr_en,rd_en ,and full flag	-	cross cover values of write,read enables and full.	-
FIFO_19	Combinations of wr_en,rd_en ,and overflow flag	2	cross cover values of write, read enables and overflow.	·
FIFO_20	Combinations of wr_en,rd_en ,and underflow flag	si.	cross cover values of write, read enables and underflow.	٠
FIFO_21	Combinations of wr_en,rd_en ,and wr_ack flag	-	cross cover values of write,read enables and wr_ack	-

2- UVM Testbench Structure:



UVM testbench flow:

- 1. Top Module generates the clock, instantiates DUT Interface, DUT, and binds assertions module (which checks for FIFO flags and internal signals) then it passes virtual interface pointing to the DUT interface to Configuration database and call global task run_test to create and run the testbench.
- 2. Test build the environment component and the sequences (Reset Sequence Write Sequence Read Sequence Write Read Sequence). Then test retrieves the virtual interface to the virtual interface of Configuration

- object and passes the configuration object to configuration database then it starts the sequences on the sequencer.
- 3. Environment Builds the Agent, coverage collector, and scoreboard (Reference Model) then connects the analysis port of the agent with scoreboard and coverage collector analysis ports.
- 4. Agent builds Driver, Sequencer, and Monitor Components and connects the sequencer to the driver and it retrieves the configuration object interface and assign it to monitor and driver interfaces and connects the monitor analysis port with agent analysis port.
- 5. When Test starts sequence on the sequencer the sequence items sent to sequencer and the sequencer passes it to the driver when it requests the sequence item.
- 6. Driver Component requests sequence item from sequencer it drives it to the interface.
- 7. Monitor Component monitors the DUT Interface activity and translates it to transactions then it broadcasts them to the analysis component (coverage collector scoreboard).
- 8. Coverage Collector get the sequence items from monitor then it samples the data for functional coverage.
- 9. Scoreboard gets the sequence items from monitor then checks correct functionality of data_out by reference model which calculates the data_out reference and compares it with the DUT data_out.

3- **RTL**:

```
module FIFO(FIFO_Interface.DUT FIFO_if);
localparam max_fifo_addr = $clog2(FIFO_if.FIFO_DEPTH);
reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    if (!FIFO_if.rst_n) begin
        wr_ptr <= 0;
        FIFO_if.wr_ack <=0;
        FIFO_if.overflow <= 0;
    else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
        mem[wr_ptr] <= FIF0_if.data_in;</pre>
        FIFO_if.wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
        FIFO_if.wr_ack <= 0;
        if (FIFO_if.full && FIFO_if.wr_en)
            FIFO_if.overflow <= 1;
```

```
FIFO_if.overflow <= 0;
  always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
       if (!FIFO_if.rst_n) begin
            rd_ptr <= 0;
             FIFO if.underflow <= 0;
       else if (FIFO_if.rd_en && count != 0) begin
             FIFO_if.data_out <= mem[rd_ptr];
            rd_ptr <= rd_ptr + 1;
             if(FIF0_if.empty && FIF0_if.rd_en )
              FIFO_if.underflow <= 1;
              FIFO_if.underflow <= 0;
  end
  always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
       if (!FIFO_if.rst_n) begin
            count <= 0;
       else begin
             if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b10) && !FIFO_if.full)
                  count <= count + 1;
             else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) && !FIFO_if.empty)
      count <= count + 1;
else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) && !FIFO_if.empty)
         count <= count - 1;
              if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.empty) begin
         count <= count + 1;
      else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.full)
          count <= count - 1;
assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
assign FIFO_if.empty = (count == 0)? 1 : 0;
//assign FIFO_if.underflow = (FIFO_if.empty && FIFO_if.rd_en)? 1 : 0; // this is seq output not comb
assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; // should be FIFO_if.FIFO_DEPTH-1 not FIFO_if.FIFO_DEPTH-2
assign FIFO_if.almostempty = (count == 1)? 1 : 0;
endmodule
```

4- Assertions:

```
module FIF0_assertions(FIF0_Interface.DUT FIF0_if);
property wr_ack_p;
    @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.full && !FIFO_if.rd_en) |=>
                                                                                                            FIFO if.wr ack;
wr_ack_a:assert property (wr_ack_p);
wr_ack_c:cover property (wr_ack_p);
property overflow_p;
@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && FIFO_if.full) |=> FIFO_if.overflow;
overflow_a:assert property (overflow_p);
overflow_c:cover property (overflow_p);
property underflow_p;
@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.rd_en && FIFO_if.empty) |=> FIFO_if.underflow;
underflow_a:assert property (underflow_p);
underflow_c:cover property (underflow_p);
                              ty (underflow_p);
property wr_ptr_p;
@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.full) |=>
                                                        (FIFO_DUT.wr_ptr == $past(FIFO_DUT.wr_ptr)+1'b1);
wr_ptr_a:assert property(wr_ptr_p)
wr_ptr_c:cover property(wr_ptr_p);
                           ty(wr_ptr_p);
```

```
property rd_ptr_p;

(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.rd_en && !FIFO_if.empty) | >

rd_ptr_a:assert property(rd_ptr_p);

rd_ptr_c:cover property(rd_ptr_p);

rd_ptr_c:cover property(rd_ptr_p);

property count_inc_p;

(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.rd_en && !FIFO_if.full) | >

rd_ptr_c:cover property(count_inc_p);

count_inc_a:assert property(count_inc_p);

property count_dec_p;

property count_dec_p;

property count_dec_p;

count_dec_a:assert property(count_dec_p);

count_dec_a:assert property(count_dec_p);

count_dec_a:assert property(count_dec_p);

count_dec_c:cover property(count_dec_p);

count_dec_f:cover property(count_dec_p);

count_dec_f:cover property(count_dec_p);

endproperty

property count_no_change_p;

property count_no_change_p;

property count_no_change_p;

endproperty

endproperty

(FIFO_DUT.count == $past(FIFO_if.rd_en && !FIFO_if.empty) | >>

(FIFO_DUT.count == $past(FIFO_DUT.count) | >>

(FIFO_DUT.count == $pa
```

```
count_no_change_a:assert property(count_no_change_p);
count_no_change_c:cover property(count_no_change_p);
      always_comb begin : comb_outputs
          if(FIFO_if.rst_n) begin
               if(FIFO_DUT.count == FIFO_if.FIFO_DEPTH) begin
                   full_check:assert(FIFO_if.full == 1'b1);
              end
              if(FIFO DUT.count == FIFO if.FIFO DEPTH-1) begin
                   almost_full_check:assert(FIFO_if.almostfull == 1'b1);
               end
              if(FIFO DUT.count == 0) begin
                   empty_check:assert(FIF0_if.empty == 1'b1);
              end
               if(FIFO_DUT.count == 1) begin
                   almostempty_check:assert(FIFO_if.almostempty == 1'b1);
               end
91
          end
```

5- Assertions Table:

Feature	Assertion
When reset is active FIFO should be empty , empty should be high the and internal counters(wr_ptr/rd_ptr/count) should be low	assert final (FIFO_DUT.count == 0 && FIFO_DUT.wr_ptr == 0 && FIFO_DUT.rd_ptr == 0 && FIFO_if.empty == 1'b1 && FIFO_if.flll == 0 && FIFO_if.almostempty == 0 && FIFO_if.almostfull == 0 && FIFO_if.wr_ack == 0)
When write enable is asserted while the FIFO is not full the data_in should be loaded to FIFO and wr_ptr should increment	@(posedge FIFO_if.clk) disable iff(IFIFO_if.rst_n) (FIFO_if.wr_en && IFIFO_if.full) =>
When read enable is asserted while the FIFO is not empty the data_out should be loaded from FIFO and rd_ptr should increment	@(posedge FIFO_if.clk) disable iff(IFIFO_if.rst_n) (FIFO_if.rd_en && !FIFO_if.empty) =>
When write enable is asserted while the FIFO is not full the wr_ack signal is asserted	@(posedge FIFO_if.clk) disable iff(IFIFO_if.rst_n) (FIFO_if.wr_en && IFIFO_if.full && IFIFO_if.rd_en) => FIFO_if.wr_ack:
When write enable is asserted while the FIFO is full, overflow signal is asserted	@(posedge FIFO_if.clk) disable iff(IFIFO_if.rst_n) (FIFO_if.wr_en && FIFO_if.full) => FIFO if.overflow
When read enable is asserted while the FIFO is empty ,underflow signal is asserted	@(posedge FIFO_if.clk) disable iff(IFIFO_if.rst_n) (FIFO_if.rd_en && FIFO_if.empty) => FIFO_if.underflow

When write enable is asserted and read enable is deasserted and FIFO is not full the internal signal count should increment	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.rd_en && !FIFO_if.full) => (FIFO_DUT.count
	== \$past(FIFO_DUT.count)+1'b1)
When read enable is Deasserted and write enable is asserted while the FIFO is not empty the internal signal count	@(posedge FIFO_if.clk) disable iff(IFIFO_if.rst_n) (IFIFO_if.wr_en && FIFO_if.rd_en && IFIFO_if.empty) =>
should decrement	(FIFO_DUT.count
	== \$past(FIFO_DUT.count)-1'b1)
When read enable is asserted and write enable is asserted while the FIFO is neither full nor empty	@(posedge FIFO_if.clk) disable iff(IFIFO_if.rst_n) (FIFO_if.wr_en && FIFO_if.rd_en && IFIFO_if.empty) =>
	(FIFO DUT.count == \$past(FIFO DUT.count))
When Count equals to zero means the FIFO is empty	if(FIFO_DUT.count == 0) begin
	empty_check:assert(FIFO_if.empty == 1'b1);
	end
When Count equals to one means the FIFO is written once	if(FIFO_DUT.count == 1) begin
so its almostempty	almostempty_check:assert(FIFO_if.almostempty == 1'b1);
	end
When Count equals to FIFO_DEPTH means the FIFO is	if(FIFO_DUT.count == FIFO_if.FIFO_DEPTH) begin
written FIFO_DEPTH times so its full	full_check:assert(FIFO_if.full == 1'b1);
	end
When Count equals to FIFO DEPTH means the FIFO is	if(FIFO_DUT.count == FIFO_if.FIFO_DEPTH) begin
written FIFO DEPTH times so its full	full check:assert(FIFO if.full == 1'b1);
Wildert II O_DEI 111 dines 30 its idii	end
When Count equals to FIFO DEPTH-1 means the FIFO is	if(FIFO_DUT.count == FIFO_if.FIFO_DEPTH-1) begin
written FIFO DEPTH-1 times so it's almostfull	almost full check:assert(FIFO if.almostfull == 1'b1);
1.75	end

6- Interface:

```
interface FIFO_Interface(clk);

// FIFO Parameters //
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

input clk;

// FIFO Signals //
bit rst_n;
bit [FIFO_WIDTH-1 :0] data_in;
bit wr_en,rd_en;
bit [FIFO_WIDTH-1 :0] data_out;
logic almostfull,full;
logic almostfull,full;
logic overflow,underflow;
logic overflow,underflow;
modport DUT (input clk, rst_n, wr_en, rd_en, data_in, output data_out, almostfull, full,
almostempty, empty, overflow, underflow, wr_ack );
endinterface
```

7- Verification Environment:

1.Top Module:

```
import uvm_pkg::*;
     `include "uvm_macros.svh"
     import FIFO_test_pkg::*;
     module FIFO top();
     bit clk;
     always begin
         clk = 1'b1;
         #1;
        clk = 1'b0;
12
         #1;
     end
     FIF0_Interface FIF0_if(clk);
     FIFO FIFO_DUT (FIFO_if);
     bind FIFO FIFO_assertions FIFO_SVA (FIFO_if);
     initial begin
        uvm_config_db#(virtual FIFO_Interface)::set(null, "*", "FIFO_IF", FIFO_if);
         run_test("FIFO_test");
     endmodule
```

2. Configuration Object:

```
package FIFO_config_obj_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"

class FIFO_config_obj extends uvm_object;
uvm_object_utils(FIFO_config_obj)

virtual FIFO_Interface FIFO_vif;

function new ( string name = "FIFO_config_obj");

super.new(name);

endfunction

endclass

rendpackage
```

3. Test:

```
package FIFO_test_pkg;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
    import FIFO_sequence_item_pkg::*;
     import FIFO_sequence_pkg::*;
    import FIFO_env_pkg::*;
     import FIFO config obj pkg::*;
     class FIFO test extends uvm test;
     `uvm_component_utils(FIFO_test)
    FIFO_config_obj FIFO_cfg;
    FIFO_env env;
    FIFO_reset_sequence rst_seq;
15 FIF0_write_sequence wr_seq;
    FIFO read sequence rd seq;
     FIFO_write_read_sequence wr_rd_seq;
     function new (string name = "FIFO_test" , uvm_component parent = null);
         super.new(name, parent);
     endfunction
     function void build phase (uvm phase phase);
    super.build_phase(phase);
    env = FIFO_env::type_id::create("env",this);
    FIFO_cfg = FIFO_config_obj::type_id::create("FIFO_cfg");
    wr_seq = FIF0_write_sequence::type_id::create("wr_seq");
    rd_seq = FIFO_read_sequence::type_id::create("rd_seq");
    wr_rd_seq = FIFO_write_read_sequence::type_id::create("wr_rd_seq");
     rst_seq = FIFO_reset_sequence::type_id::create("rst_seq");
```

```
if(! uvm_config_db #(virtual FIFO_Interface)::get(this,"","FIFO_IF",FIFO_cfg.FIFO_vif)) begin
     `uvm_fatal("build_phase","Test faild to get the virtual interface from configuration database");
 uvm_config_db #(FIFO_config_obj)::set(this , "*" , "cfg" ,FIFO_cfg);
 task run_phase(uvm_phase phase);
 super.run_phase(phase);
phase.raise_objection(this);
 `uvm_info("run_phase", "Reset Asserted", UVM_LOW);
rst_seq.start(env.agent.sqr);
 `uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
 `uvm_info("run_phase","Write Read Sequence has Started",UVM_LOW);
wr_rd_seq.start(env.agent.sqr);
 `uvm_info("run_phase","Write Read Sequence has Ended",UVM_LOW);
 `uvm_info("run_phase","Write only Sequence has Started",UVM_LOW);
 wr_seq.start(env.agent.sqr);
 `uvm_info("run_phase", "Write only Sequence has Ended", UVM_LOW);
// Read only Sequence //
`uvm_info("run_phase","Read only Sequence has Started",UVM_LOW);
 rd_seq.start(env.agent.sqr);
  `uvm_info("run_phase","Read only Sequence has Ended",UVM_LOW);
   // Write only Sequence //
    `uvm_info("run_phase","Write only Sequence has Started",UVM_LOW);
   wr_seq.start(env.agent.sqr);
    `uvm_info("run_phase","Write only Sequence has Ended",UVM_LOW);
    'uvm_info("run_phase", "Read only Sequence has Started", UVM_LOW);
    rd seq.start(env.agent.sqr);
    `uvm_info("run_phase","Read only Sequence has Ended",UVM_LOW);
    phase.drop_objection(this);
    endclass
    endpackage
```

4. Environment:

```
package FIFO_env_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import FIF0_scoreboard_pkg::*;
import FIFO_agent_pkg::*;
import FIFO_coverage_pkg::*;
class FIFO env extends uvm env;
`uvm_component_utils(FIFO_env)
FIFO agent agent;
FIFO_coverage cov;
FIFO_scoreboard sb;
function new ( string name = "FIFO_env" , uvm_component parent = null );
super.new(name,parent);
endfunction
function void build_phase (uvm_phase phase);
    super.build_phase(phase);
    cov = FIFO_coverage::type_id::create("cov",this);
    sb = FIFO scoreboard::type id::create("sb",this);
    agent = FIFO_agent::type_id::create("agent",this);
endfunction
function void connect_phase (uvm_phase phase);
    super.connect_phase(phase);
    agent.agent_ap.connect(sb.scoreboard_export);
    agent.agent_ap.connect(cov.cov_export);
```

5- Agent:

```
import uvm_pkg::*;
import FIFO sequence item pkg::*;
import FIFO_config_obj_pkg::*;
import FIF0_driver_pkg::*;
import FIF0_sequencer_pkg::*;
import FIF0_monitor_pkg::*;
class FIFO_agent extends uvm_agent;
`uvm_component_utils(FIFO_agent)
FIFO driver drv;
FIFO monitor mon;
FIFO_sequencer sqr;
FIF0_config_obj FIF0_cfg;
uvm_analysis_port #(FIFO_sequence_item) agent_ap;
function new ( string name = "FIFO_agent" , uvm_component parent = null );
super.new(name,parent);
function void build_phase (uvm_phase phase);
    super.build_phase(phase);
   drv = FIF0_driver::type_id::create("drv",this);
   mon = FIFO_monitor::type_id::create("mon",this);
   sqr = FIF0_sequencer::type_id::create("sqr",this);
   agent_ap = new ("agent_ap",this);
if(!uvm_config_db #(FIFO_config_obj)::get(this,"","cfg",FIFO_cfg)) begin
     "uvm_fatal("build_phase", "Agent unable to get the configuration object from config database");
    end
```

```
function void connect_phase (uvm_phase phase);

super.connect_phase(phase);

drv.FIFO_vif = FIFO_cfg.FIFO_vif;

mon.FIFO_vif = FIFO_cfg.FIFO_vif;

drv.seq_item_port.connect(sqr.seq_item_export);

mon.mon_ap.connect(agent_ap);

endfunction

endfunction

endclass

endpackage
```

6. Scoreboard:

```
package FIFO scoreboard pkg;
import uvm pkg::*;
`include "uvm_macros.svh"
import FIFO_sequence_item_pkg::*;
import FIFO_config_obj_pkg::*;
import shared_pkg::*;
class FIFO_scoreboard extends uvm_scoreboard;
`uvm_component_utils(FIFO_scoreboard)
FIFO sequence item scoreboard_seq_item;
bit [FIFO_WIDTH-1:0] mem [$];
bit [FIFO_WIDTH-1:0] data_out_ref;
int correct_count=0;
int error count = 0;
int count=0;
uvm_analysis_export #(FIFO_sequence_item) scoreboard_export;
uvm_tlm_analysis_fifo #(FIFO_sequence_item) scoreboard_fifo;
function new ( string name = "FIFO_scoreboard" , uvm_component parent = null );
super.new(name,parent);
endfunction
function void build_phase (uvm_phase phase);
    super.build_phase(phase);
    scoreboard_export = new("scoreboard_export",this);
    scoreboard_fifo = new("scoreboard_fifo",this);
endfunction
```

```
function void connect_phase (uvm_phase phase);
super.connect_phase(phase);
scoreboard_export.connect(scoreboard_fifo.analysis_export);
endfunction

task run_phase (uvm_phase phase);
super.run_phase(phase);
forever begin
scoreboard_fifo.get(scoreboard_seq_item);
check_data(scoreboard_seq_item);
end
end
endtask
```

```
task reference_model (FIFO_sequence_item sb_seq_item);
if(sb_seq_item.rst_n) begin
    if(sb_seq_item.wr_en &&!sb_seq_item.rd_en && count < 8) begin
       mem.push_front(sb_seq_item.data_in);
        count++;
    end
    else if(!sb_seq_item.wr_en && sb_seq_item.rd_en && count !=0 ) begin
       data_out_ref=mem.pop_back;
        count--;
   else if(sb_seq_item.wr_en && sb_seq_item.rd_en && count > 0 && count < 8) begin
         mem.push_front(sb_seq_item.data_in);
         data_out_ref=mem.pop_back;
        count=count;
    else if (sb_seq_item.wr_en && sb_seq_item.rd_en && count == 8) begin
        data out ref=mem.pop back;
         count--;
    else if (sb_seq_item.wr_en && sb_seq_item.rd_en && count == 0) begin
            mem.push_front(sb_seq_item.data_in);
            count++;
end
else if(!sb_seq_item.rst_n) begin
   mem.delete;
   count = 0;
end
```

7. Coverage Collector:

```
package FIFO coverage pkg;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
     import FIFO sequence item_pkg::*;
     class FIFO coverage extends uvm_component;
     `uvm component utils(FIFO coverage)
     FIFO sequence item cov seq item;
     uvm analysis export #(FIFO sequence item) cov export;
     uvm tlm analysis fifo #(FIFO sequence item) cov fifo;
13
     covergroup FIFO cvg;
     wr cp:coverpoint cov_seq_item.wr_en {
                                 bins wr en one = {1};
                                 bins wr en zero = {0};
     rd cp:coverpoint cov seg item.rd en {
                                 bins rd en one = {1};
                                 bins rd_en_zero = {0};
     almostfull_cp: coverpoint cov_seq_item.almostfull {
                                     bins almostfull one = {1};
                                     bins almostfull_zero = {0};
```

```
full_cp: coverpoint cov_seq_item.full {
                          bins full one = {1};
                          bins full zero = {0};
     almostempty cp: coverpoint cov seq item.almostempty {
                                      bins almostempty one = {1};
                                      bins almostempty zero = {0};
     empty_cp:coverpoint cov_seq_item.empty {
                          bins empty one = {1};
                          bins empty_zero = {0};
     of cp: coverpoint cov seq item.overflow {
                                  bins overflow one = {1};
                                  bins overflow_zero = {0};
     uf cp: coverpoint cov seq item.underflow {
52
                                  bins underflow one = {1};
                                  bins underflow zero = {0};
     wr_ack_cp:coverpoint cov_seq_item.wr_ack {
57
                                  bins wr_ack_one = {1};
                                  bins wr_ack_zero = {0};
```

```
function new ( string name = "FIFO_coverage" , uvm_component parent = null );
      super.new(name,parent);
      FIFO_cvg=new();
      endfunction
      function void build_phase(uvm_phase phase);
          super.build_phase(phase);
          cov_export = new ("cov_export",this);
          cov fifo = new ("cov fifo",this);
      endfunction
     function void connect_phase (uvm_phase phase);
     super.connect_phase(phase);
103
     cov_export.connect(cov_fifo.analysis_export);
     task run phase (uvm phase phase);
     super.run_phase(phase);
     forever begin
110
          cov_fifo.get(cov_seq_item);
111
          FIFO_cvg.start();
112
          FIFO_cvg.sample();
113
114
115
116
117
      endclass
     endpackage
120
```

8. Sequence Item:

```
package FIFO_sequence_item_pkg;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
    import shared_pkg::*;
    class FIFO_sequence_item extends uvm_sequence_item ;
    `uvm_object_utils(FIFO_sequence_item)
    rand bit rst_n;
    rand bit [FIFO_WIDTH-1 :0] data_in;
    rand bit wr_en,rd_en;
   logic [FIFO_WIDTH-1 :0] data_out;
   logic almostfull, full;
14 logic almostempty, empty;
   logic overflow, underflow;
    logic wr_ack;
    int RD_EN_ON_DIST , WR_EN_ON_DIST;
    constraint Assert_reset_less_often {
     rst_n dist {1:=98 ,0:=2};
    constraint WRITE_ENABLE{
     wr_en dist {1:=WR_EN_ON_DIST , 0:=100-WR_EN_ON_DIST};
    constraint READ_ENABLE{
                           rd_en dist {1:=RD_EN_ON_DIST , 0:=100-RD_EN_ON_DIST};
```

```
function string convert2string ();
return $formatf("%s rst_n = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, data_in = 0b%0b, data_out = 0b%0b, almostfull = 0b%0b, full = 0b%0b, almostempty = 0b%0b, empty = 0b%0b, overfix endfunction

function string convert2string_stimulus ();
return $formatf("rst_n = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, data_in = 0b%0b",rst_n, wr_en, rd_en, data_in);
endfunction

en
```

9. Sequence:

```
package FIFO sequence pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import FIFO sequence item pkg::*;
class FIFO reset sequence extends uvm sequence;
'uvm object utils(FIFO reset sequence)
FIFO sequence item seq item;
function new ( string name = "FIFO_reset_sequence");
super.new(name);
endfunction
task body ;
seq_item = FIF0_sequence_item::type_id::create("seq_item");
start item(seq item);
seq_item.rst_n = 1'b0;
seq_item.data_in =16'b0 ;
seq_item.wr_en = 1'b0;
seq_item.rd_en = 1'b0;
finish_item(seq_item);;
endtask
endclass
```

```
class FIFO write sequence extends uvm sequence;
     'uvm object utils(FIFO write sequence);
     FIFO sequence item seq item;
     function new ( string name = "FIFO_write_sequence");
36
     super.new(name);
     endfunction
    task body;
     repeat(1000) begin
     seq_item = FIF0_sequence_item::type_id::create("seq_item");
     start item(seq item);
     seq_item.constraint_mode(0);
     seq item.write only.constraint mode(1);
     assert(seq item.randomize());
     finish_item(seq_item);;
     end
     endtask
     endclass
```

```
56
     class FIFO read sequence extends uvm sequence;
     `uvm_object_utils(FIFO_read_sequence);
     FIFO_sequence_item seq_item;
     function new ( string name = "FIFO_read_sequence");
     super.new(name);
     endfunction
     task body;
     repeat(1000) begin
     seq_item = FIFO_sequence_item::type_id::create("seq_item");
     start item(seq item);
     seq_item.constraint_mode(θ);
     seq item.read only.constraint mode(1);
     assert(seg item.randomize());
     finish item(seq item);;
     end
     endtask
     endclass
```

```
80
      class FIFO_write_read_sequence extends uvm_sequence;
      `uvm_object_utils(FIFO_write_read_sequence);
      FIFO_sequence_item seq_item;
      function new ( string name = "FIFO_write_read_sequence");
      super.new(name);
      endfunction
      task body;
      repeat(10000) begin
      seq_item = FIFO_sequence_item::type_id::create("seq_item");
      start_item(seq_item);
      seq_item.constraint_mode(1);
      seq_item.write_only.constraint_mode(0);
      seq_item.read_only.constraint_mode(θ);
      assert(seq_item.randomize());
      finish_item(seq_item);;
      end
      endtask
104
      endclass
     endpackage
```

10.Sequencer:

```
package FIFO_sequencer_pkg;

import uvm_pkg::*;

import FIFO_sequence_item_pkg::*;

class FIFO_sequencer extends uvm_sequencer #(FIFO_sequence_item);

uvm_component_utils(FIFO_sequencer);

function new ( string name = "FIFO_sequencer" , uvm_component parent = null );

super.new(name,parent);

endfunction

endclass

endpackage
```

11.Driver:

```
package FIFO_driver_pkg;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
     import FIFO_sequence_item_pkg::*;
     class FIFO_driver extends uvm_driver #(FIFO_sequence_item) ;
     `uvm_component_utils(FIFO_driver)
     FIFO_sequence_item driver_seq_item;
     virtual FIF0_Interface FIF0_vif;
10
     function new ( string name = "FIFO_driver" , uvm_component parent = null );
     super.new(name,parent);
    endfunction
    task run_phase (uvm_phase phase);
     super.run_phase(phase);
     forever begin
         driver_seq_item = FIFO_sequence_item::type_id::create("driver_seq_item");
         seq_item_port.get_next_item(driver_seq_item);
         FIFO_vif.rst_n = driver_seq_item.rst_n ;
         FIFO_vif.wr_en = driver_seq_item.wr_en ;
         FIFO_vif.rd_en = driver_seq_item.rd_en;
         FIFO vif.data in = driver seq item.data in ;
         @(negedge FIFO_vif.clk);
         seq_item_port.item_done();
         `uvm_info("run_phase",driver_seq_item.convert2string(),UVM_HIGH);
     end
```

```
30 endtask
31
32 endclass
33
34 endpackage
```

12.Monitor:

```
package FIFO monitor pkg;
     import uvm_pkg::*;
     `include "uvm macros.svh"
     import FIFO_sequence_item_pkg::*;
     class FIFO monitor extends uvm_monitor;
     `uvm_component_utils(FIFO_monitor)
     FIFO sequence item mon seq item;
     virtual FIFO Interface FIFO vif;
     uvm_analysis_port #(FIFO_sequence_item) mon_ap;
     function new ( string name = "FIFO_monitor" , uvm_component parent = null );
     super.new(name,parent);
     endfunction
19
     function void build_phase(uvm_phase phase);
         super.build phase(phase);
         mon_ap = new("mon_ap",this);
```

```
task run_phase (uvm_phase phase);
super.run_phase(phase);
   mon_seq_item = FIFO_sequence_item::type_id::create("mon_seq_item");
   @(negedge FIFO_vif.clk);
   mon seq item.rst n = FIFO vif.rst n;
   mon_seq_item.wr_en = FIFO_vif.wr_en ;
   mon_seq_item.rd_en = FIFO_vif.rd_en ;
   mon_seq_item.data_in = FIFO_vif.data_in ;
   mon_seq_item.data_out = FIFO_vif.data_out
   mon_seq_item.almostfull = FIFO_vif.almostfull;
   mon_seq_item.full = FIFO_vif.full;
   mon_seq_item.almostempty = FIFO_vif.almostempty ;
   mon_seq_item.empty = FIFO_vif.empty ;
   mon_seq_item.overflow = FIFO_vif.overflow ;
   mon_seq_item.underflow = FIFO_vif.underflow;
   mon_seq_item.wr_ack = FIFO_vif.wr_ack ;
   mon_ap.write(mon_seq_item);
    `uvm_info("run_phase",$sformatf("Transaction Broadcasting %s",mon_seq_item.convert2string()),UVM_HIGH);
endpackage
```

13.Shared package:

```
package shared_pkg;
parameter FIFO_DEPTH = 8;
parameter FIFO_WIDTH = 16;
endpackage
```

7- Do File:

```
vlib work
vlog -f src_files.list +cover -covercells -l sim.log
vsim -voptargs=+acc work.FIFO_top -classdebug -uvmcontrol=all -cover
add wave -position insertpoint sim:/FIFO_top/FIFO_if/*
add wave -position insertpoint sim:/FIFO_top/FIFO_DUT/*
coverage save FIFO.ucdb -onexit
run -all
```

src files:

```
1
    FIFO.sv
    shared pkg.sv
    FIFO Interface.sv
    FIFO config obj.sv
    FIFO sequence item.sv
    FIFO sequencer.sv
    FIFO sequence.sv
    FIFO monitor.sv
    FIFO driver.sv
    FIFO_coverage_collector.sv
    FIFO scoreboard.sv
    FIFO_agent.sv
    FIFO_env.sv
    FIFO test.sv
    FIFO_top.sv
```

8- Coverage Report:

1. Code Coverage:

1- Branch Coverage:


2- Statement Coverage:

tement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	27	27	0	100.00%

3- Condition Coverage:


ition Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
Conditions	24	24	0	100.00%

4- Toggle Coverage:




```
Toggle Coverage:
   Enabled Coverage
                                    Hits Misses Coverage
                                         0 100.00%
   Toggles
                                     20
-----Toggle Details-----
Toggle Coverage for instance /FIFO_top/FIFO_DUT --
                                   Node
                                                       0L->1H "Coverage"
                                             1H->0L
                                count[3-0] 1 1 1 rd_ptr[2-0] 1 1 1 wr_ptr[2-0] 1 1
                                                                  100.00
                                rd_ptr[2-0]
                                                                  100.00
                                wr_ptr[2-0]
                                                                  100.00
Total Node Count
                         10
Toggled Node Count =
Untoggled Node Count =
Toggle Coverage
                     100.00% (20 of 20 bins)
```

2. Functional Coverage:



Details:



1250	missing/total bins:	0	2		
1251	% Hit:	100.00%	100		
1252	bin full one	4967	1	- Covered	
1253	bin full zero	7034	1	- Covered	
1254	Coverpoint almostempty_cp	100.00%	100	- Covered	
1255	covered/total bins:	2	2	- Cover eu	
1256	missing/total bins:	9	2		
1257	% Hit:	100.00%	100		
				Courand	
1258	bin almostempty_one	520	1	- Covered	
1259	bin almostempty_zero	11481	1	- Covered	
1260	Coverpoint empty_cp	100.00%	100	- Covered	
1261	covered/total bins:	2	2		
1262	missing/total bins:	0	2		
1263	% Hit:	100.00%	100		
1264	bin empty_one	1400	1	- Covered	
1265	bin empty_zero	10601	1	- Covered	
1266	Coverpoint of_cp	100.00%	100	- Covered	
1267	covered/total bins:	2	2		
1268	missing/total bins:	0	2		
1269	% Hit:	100.00%	100		
1270	bin overflow_one	4376	1	- Covered	
1271	bin overflow_zero	7625	1	- Covered	
1272	Coverpoint uf_cp	100.00%	100	- Covered	
1273	covered/total bins:	2	2		
1274	missing/total bins:	0	2		
1275	% Hit:	100.00%	100		
1276	bin underflow_one	1153	1	- Covered	
1277	bin underflow_zero	10848	1	- Covered	
1278	Coverpoint wr_ack_cp	100.00%	100	- Covered	
1279	covered/total bins:	2	2	-	
1279 1280	covered/total bins: missing/total bins:	2 0	2 2	7. -	
				5 5 2	
1280	missing/total bins:	0	2	- - - - Covered	
1280 1281	missing/total bins: % Hit:	0 100.00%	2 100	- - - - Covered - Covered	
1280 1281 1282	missing/total bins: % Hit: bin wr_ack_one	0 100.00% 4157	2 100 1		
1280 1281 1282 1283	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero	0 100.00% 4157 7844	2 100 1 1	- Covered	
1280 1281 1282 1283 1284	<pre>missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp</pre>	0 100.00% 4157 7844 100.00%	2 100 1 1 100	- Covered	
1280 1281 1282 1283 1284 1285	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins:	0 100.00% 4157 7844 100.00% 8	2 100 1 1 100 8	- Covered	
1280 1281 1282 1283 1284 1285 1286	<pre>missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins:</pre>	0 100.00% 4157 7844 100.00% 8 0 100.00%	2 100 1 1 100 8	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit:	0 100.00% 4157 7844 100.00% 8 0 100.00%	2 100 1 1 100 8	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin	0 100.00% 4157 7844 100.00% 8 0 100.00%	2 100 1 1 100 8	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin	0 100.00% 4157 7844 100.00% 8 0 100.00% 5:	2 100 1 1 100 8 8 100	- Covered - Covered - -	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,alm< td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5:</td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered - -</td><td></td></wr_en_zero,rd_en_zero,alm<>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5:	2 100 1 1 100 8 8 100	- Covered - Covered - -	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,alm< td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555</td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered - - - - Covered</td><td></td></wr_en_zero,rd_en_zero,alm<>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555	2 100 1 1 100 8 8 100	- Covered - Covered - - - - Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,alm <wr_en_one,rd_en_zero,almo<="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555</td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered - - - - Covered</td><td></td></wr_en_zero,rd_en_zero,alm>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555	2 100 1 1 100 8 8 100	- Covered - Covered - - - - Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,alm <wr_en_one,rd_en_zero,almo<="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero></td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,alm>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero>	2 100 1 1 100 8 8 100	- Covered - Covered Covered - Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_zero,rd_en_one,almo<="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero></td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero>	2 100 1 1 100 8 8 100	- Covered - Covered Covered - Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_zero,rd_en_one,almo<="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 1559 tfull_zero> 1559 tfull_zero> 1559 tfull_zero></td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered - Covered - Covered - Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 1559 tfull_zero> 1559 tfull_zero> 1559 tfull_zero>	2 100 1 1 100 8 8 100	- Covered - Covered - Covered - Covered - Covered - Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_zero,rd_en_one,almo="" <wr_en_zero,rd_en_one,almos<="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 1559 tfull_zero> 1559</td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered - Covered - Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 1559 tfull_zero> 1559	2 100 1 1 100 8 8 100	- Covered - Covered - Covered - Covered - Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_zero,rd_en_one,almo="" <wr_en_zero,rd_en_one,almos<="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 1559 tfull_zero> 478 stfull_one></td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered - Covered - Covered - Covered - Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 1559 tfull_zero> 478 stfull_one>	2 100 1 1 100 8 8 100	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_one,rd_en_one,almos="" <wr_en_zero,rd_en_one,almo="" <wr_en_zero,rd_en_zero,almo="" <wr_en_zero,rd_en_zero,almo<="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 1559 tfull_zero> 815 ostfull_one> 478 stfull_one> 372</td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered - Covered - Covered - Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 1559 tfull_zero> 815 ostfull_one> 478 stfull_one> 372	2 100 1 1 100 8 8 100	- Covered - Covered - Covered - Covered - Covered - Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,alm <wr_en_one,rd_en_one,almos="" <wr_en_one,rd_en_one,almos<="" <wr_en_one,rd_en_zero,almo="" <wr_en_zero,rd_en_one,almo="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 1559 tfull_zero> 815 ostfull_one> 478 stfull_one> 372 stfull_one></td><td>2 100 1 1 100 8 8 100 1 1 1 1</td><td>- Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,alm>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 1559 tfull_zero> 815 ostfull_one> 478 stfull_one> 372 stfull_one>	2 100 1 1 100 8 8 100 1 1 1 1	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_one,rd_en_one,almo="" <wr_en_zero,rd_en_one,almo="" <wr_en_zero,rd_en_zero,almo="" <wr_en_zero,rd_en_zero,almo<="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 1559 tfull_zero> 1559 tfull_zero> 478 stfull_one> 372 stfull_one> 349</td><td>2 100 1 1 100 8 8 100</td><td>- Covered - Covered - Covered - Covered - Covered - Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 1559 tfull_zero> 1559 tfull_zero> 478 stfull_one> 372 stfull_one> 349	2 100 1 1 100 8 8 100	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_one,rd_en_one,almos="" <wr_en_zero,rd_en_one,almo="" <wr_en_zero,rd_en_zero,almo="" <wr_en_zero,rd_en_zero,almo<="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 1559 tfull_zero> 478 stfull_one> 372 stfull_one> 349 tfull_one></td><td>2 100 1 1 100 8 8 100 1 1 1 1 1</td><td>- Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 1559 tfull_zero> 478 stfull_one> 372 stfull_one> 349 tfull_one>	2 100 1 1 100 8 8 100 1 1 1 1 1	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_one,rd_en_zero,almo="" <wr_en_zero,rd_en_one,almo="" <wr_en_zero,rd_en_one,almos="" <wr_en_zero,rd_en_one,almos<="" <wr_en_zero,rd_en_zero,almo="" bin="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 478 stfull_one> 372 stfull_one> 349 tfull_one> 1277</td><td>2 1000 1 1 1000 8 8 1000 1 1 1 1 1 1</td><td>- Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 478 stfull_one> 372 stfull_one> 349 tfull_one> 1277	2 1000 1 1 1000 8 8 1000 1 1 1 1 1 1	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_one,rd_en_zero,almo="" <wr_en_zero,rd_en_one,almos="" <wr_en_zero,rd_en_zero,almo="" bin="" contact="" contact<="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 478 stfull_one> 372 stfull_one> 349 tfull_one> 1277 100.00%</td><td>2 100 1 1 100 8 8 100 1 1 1 1 1 1 1 1</td><td>- Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 478 stfull_one> 372 stfull_one> 349 tfull_one> 1277 100.00%	2 100 1 1 100 8 8 100 1 1 1 1 1 1 1 1	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_one,rd_en_one,almos="" <wr_en_one,rd_en_zero,alm="" <wr_en_one,rd_en_zero,almo="" <wr_en_ten_one,rd_en_zero,alm="" <wr_en_zero,rd_en_one,almos="" <wr_en_zero,rd_en_zero,alm="" <wr_en_zero,rd_en_zero,almo="" bin="" bins:<="" companies="" covered="" cross="" td="" total="" wr_rd_full_cp=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 1559 tfull_zero> 815 ostfull_one> 478 stfull_one> 372 stfull_one> 1277 100.00% 6</td><td>2 100 1 1 100 8 8 100 1 1 1 1 1 1 1 1 1 1</td><td>- Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 1559 tfull_zero> 815 ostfull_one> 478 stfull_one> 372 stfull_one> 1277 100.00% 6	2 100 1 1 100 8 8 100 1 1 1 1 1 1 1 1 1 1	- Covered	
1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305	missing/total bins: % Hit: bin wr_ack_one bin wr_ack_zero Cross wr_rd_almostfull_cp covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bin bin <wr_en_zero,rd_en_zero,almo <wr_en_one,rd_en_zero,almo="" <wr_en_zero,rd_en_one,almos="" <wr_en_zero,rd_en_zero,almo="" bin="" contact="" contact<="" td=""><td>0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 478 stfull_one> 372 stfull_one> 349 tfull_one> 1277 100.00%</td><td>2 100 1 1 100 8 8 100 1 1 1 1 1 1 1 1</td><td>- Covered - Covered</td><td></td></wr_en_zero,rd_en_zero,almo>	0 100.00% 4157 7844 100.00% 8 0 100.00% 5: ostfull_zero> 1596 stfull_zero> 5555 stfull_zero> 478 stfull_one> 372 stfull_one> 349 tfull_one> 1277 100.00%	2 100 1 1 100 8 8 100 1 1 1 1 1 1 1 1	- Covered	

1308	% Hit:	100.00%	100	
1309	Auto, Default and User Defined Bins:			200
1310	bin <wr_en_zero,rd_en_zero,full_zero></wr_en_zero,rd_en_zero,full_zero>	1242	1	Covered
1311	bin <wr_en_zero,rd_en_one,full_zero></wr_en_zero,rd_en_one,full_zero>	1908	1	Covered
1312	bin <wr_en_one,rd_en_zero,full_zero></wr_en_one,rd_en_zero,full_zero>	1792	1	Covered
1313	bin <wr_en_one,rd_en_one,full_zero></wr_en_one,rd_en_one,full_zero>	2092	1	Covered
1314	bin <wr_en_zero,rd_en_zero,full_one></wr_en_zero,rd_en_zero,full_one>	832	1	Covered
1315	bin <wr_en_one,rd_en_zero,full_one></wr_en_one,rd_en_zero,full_one>	4135	1	Covered
1316	Illegal and Ignore Bins:			1000
1317	illegal_bin write_read_full	0		ZERO
1318	illegal_bin no_write_read_full	0		ZERO
1319	Cross wr_rd_almostempty_cp	100.00%	100	Covered
1320	covered/total bins:	8	8	
1321	missing/total bins:	0	8	
1322	% Hit:	100.00%	100	
1323	Auto, Default and User Defined Bins:			
1324	bin <wr_en_zero,rd_en_zero,almostempty_:< td=""><td>zero></td><td></td><td>1.00</td></wr_en_zero,rd_en_zero,almostempty_:<>	zero>		1.00
1325		1978	1	Covered
1326	bin <wr_en_one,rd_en_zero,almostempty_ze< td=""><td>ero></td><td></td><td>10.00</td></wr_en_one,rd_en_zero,almostempty_ze<>	ero>		10.00
1327		5758	1	Covered
1328	bin <wr_en_zero,rd_en_one,almostempty_ze< td=""><td>ero></td><td></td><td>and the same</td></wr_en_zero,rd_en_one,almostempty_ze<>	ero>		and the same
1329		1861	1	Covered
1330	bin <wr_en_one,rd_en_one,almostempty_zer< td=""><td>ro></td><td></td><td></td></wr_en_one,rd_en_one,almostempty_zer<>	ro>		
1331		1884	1	Covered
1332	bin <wr_en_zero,rd_en_zero,almostempty_o< td=""><td>one></td><td></td><td></td></wr_en_zero,rd_en_zero,almostempty_o<>	one>		
1333		96	1	Covered
1334	bin <wr_en_one,rd_en_zero,almostempty_or< td=""><td>ne></td><td></td><td></td></wr_en_one,rd_en_zero,almostempty_or<>	ne>		
1335		169	1	Covered
1336	bin <wr_en_zero,rd_en_one,almostempty_or< td=""><td>ne></td><td></td><td></td></wr_en_zero,rd_en_one,almostempty_or<>	ne>		
1336	bin <wr en="" one,almostempt<="" td="" zero,rd=""><td>tv one></td><td></td><td></td></wr>	tv one>		

	bin <wr_en_zero,rd_en_one,almostempty_on< th=""><th>ie></th><th></th><th></th></wr_en_zero,rd_en_one,almostempty_on<>	ie>		
1337		47	1	Covered
	bin <wr_en_one,rd_en_one,almostempty_one< td=""><td>e></td><td></td><td></td></wr_en_one,rd_en_one,almostempty_one<>	e>		
		208	1	Covered
	Cross wr_rd_empty_cp	100.00%	100	Covered
	covered/total bins:	8	8	
1342	missing/total bins:	0	8	
	% Hit:	100.00%	100	
	Auto, Default and User Defined Bins:			
	bin <wr_en_zero,rd_en_zero,empty_zero></wr_en_zero,rd_en_zero,empty_zero>	1929	1	Covered
	bin <wr_en_one,rd_en_zero,empty_zero></wr_en_one,rd_en_zero,empty_zero>	5808	1	Covered
	bin <wr_en_zero,rd_en_one,empty_zero></wr_en_zero,rd_en_one,empty_zero>	816	1	Covered
	bin <wr_en_one,rd_en_one,empty_zero></wr_en_one,rd_en_one,empty_zero>	2048	1	Covered
	bin <wr_en_zero,rd_en_zero,empty_one></wr_en_zero,rd_en_zero,empty_one>	145	1	Covered
	bin <wr_en_one,rd_en_zero,empty_one></wr_en_one,rd_en_zero,empty_one>	119	1	Covered
	bin <wr_en_zero,rd_en_one,empty_one></wr_en_zero,rd_en_one,empty_one>	1092	1	Covered
	bin <wr_en_one,rd_en_one,empty_one></wr_en_one,rd_en_one,empty_one>	44	1	Covered
	Cross wr_rd_overflow_cp	100.00%	100	Covered
	covered/total bins:	6	6	
	missing/total bins:	0	6	
	% Hit:	100.00%	100	
	Auto, Default and User Defined Bins:			
	bin <wr_en_zero,rd_en_zero,overflow_zero< td=""><td>></td><td></td><td></td></wr_en_zero,rd_en_zero,overflow_zero<>	>		
		2074	1	Covered
	bin <wr_en_zero,rd_en_one,overflow_zero></wr_en_zero,rd_en_one,overflow_zero>			
		1908	1	Covered
	bin <wr_en_one,rd_en_zero,overflow_zero></wr_en_one,rd_en_zero,overflow_zero>			
		2523	1	Covered

1364	bin <wr_en_one,rd_en_one,overflow_zero></wr_en_one,rd_en_one,overflow_zero>	20			
1365		1120	1		Covered
1366	bin <wr_en_one,rd_en_zero,overflow_one></wr_en_one,rd_en_zero,overflow_one>				
1367		3404	1		Covered
1368	bin <wr_en_one,rd_en_one,overflow_one></wr_en_one,rd_en_one,overflow_one>	972	1		Covered
1369	Illegal and Ignore Bins:				
1370	illegal_bin no_write_read_uf	0			ZERO
1371	illegal_bin no_write_no_read_of	0			ZERO
1372	Cross wr_rd_underflow_cp	100.00%	100		Covered
1373	covered/total bins:	6	6		
1374	missing/total bins:	0	6		
1375	% Hit:	100.00%	100		
1376	Auto, Default and User Defined Bins:				
1377	bin <wr_en_zero,rd_en_zero,underflow_zero< td=""><td>></td><td></td><td></td><td>No.</td></wr_en_zero,rd_en_zero,underflow_zero<>	>			No.
1378		2074	1		Covered
1379	bin <wr_en_zero,rd_en_one,underflow_zero></wr_en_zero,rd_en_one,underflow_zero>				
1380		861	1		Covered
1381	bin <wr_en_one,rd_en_zero,underflow_zero></wr_en_one,rd_en_zero,underflow_zero>				
1382		5927	1		Covered
1383	bin <wr_en_one,rd_en_one,underflow_zero></wr_en_one,rd_en_one,underflow_zero>				
1384		1986	1		Covered
1385	bin <wr_en_zero,rd_en_one,underflow_one></wr_en_zero,rd_en_one,underflow_one>				
1386		1047	1		Covered
1387	bin <wr_en_one,rd_en_one,underflow_one></wr_en_one,rd_en_one,underflow_one>				77
1388		106	1		Covered
1389	Illegal and Ignore Bins:				
1390	illegal_bin no_write_no_read_uf	0		ē	ZERO
1390	illegal_bin no_write_no_read_uf	0			- ZERO
1391	illegal_bin write_no_read_uf	0			- ZERO
1392	Cross wr_rd_ack_cp	100.00%	100		- Covered
1393	covered/total bins:	6	6		=
1394	missing/total bins:	0	6		<u> </u>
1395	% Hit:	100.00%	100		-
1396	Auto, Default and User Defined Bins:				
1397	bin <wr ack="" en="" zero="" zero,rd="" zero,wr=""></wr>				
1398		2074	1		- Covered
1399	bin <wr ack="" en="" one,wr="" zero="" zero,rd=""></wr>	1908	1		- Covered
1400	bin <pre>bin <pre>chine</pre></pre>	3049	1		- Covered
1401	bin <pre>bin <m ack="" en="" one,rd="" one,wr="" zero=""></m></pre>	813	1		- Covered
1402	bin <pre>bin <m ack="" en="" one="" one,rd="" zero,wr=""></m></pre>	2878	1		- Covered
1403	bin <wr ack="" en="" one="" one,rd="" one,wr=""></wr>	1279	1		- Covered
1404	Illegal and Ignore Bins:	12/9	-		- Covereu
1404	illegal bin no write read wr ack	0			- ZERO
1405	illegal bin no write no read wr ack	9			- ZERO - ZERO
1400		В			- ZERU

3. Sequential Domain Coverage(Assertions):

70						
38	T1/FTF0.1		.=======:			
	=== Instance: /FIFO_t					
40	=== Design Unit: work	.FIFO_assertions				
41						=======
42						
43	Assertion Coverage:					
44	Assertions	13	13	0	100.00%	
	Name	File(Line)	Fail	ure	Pass	
47			Coun	t	Count	
48						
19	/FIFO_top/FIFO_DUT/FI					
50		FIFO_assertions.sv(8)		0	1	
51	/FIFO_top/FIFO_DUT/FI					
		FIFO_assertions.sv(15)		0	1	
	/FIFO_top/FIFO_DUT/FI	FO_SVA/underflow_a				
		FIFO_assertions.sv(22)		0	1	
	/FIFO_top/FIFO_DUT/FI	FO_SVA/wr_ptr_a				
		FIFO_assertions.sv(31)		0	1	
7	/FIFO_top/FIFO_DUT/FI	FO_SVA/rd_ptr_a				
		FIFO_assertions.sv(40)		0	1	
	/FIFO_top/FIFO_DUT/FI	FO_SVA/count_inc_a				
		FIFO_assertions.sv(49)		0	1	
	/FIFO_top/FIFO_DUT/FI	FO_SVA/count_dec_a				
		FIFO_assertions.sv(57)		0	1	
	/FIFO_top/FIFO_DUT/FI	FO_SVA/count_no_change_	a			
Į.		FIFO_assertions.sv(66)		0	1	
	/FIFO_top/FIFO_DUT/FI	FO_SVA/comb_outputs/ful	.1_check			
		FIFO_assertions.sv(76)		0	1	
	/FIFO_top/FIFO_DUT/FI	FO_SVA/comb_outputs/alm	ost_full_c	heck		
		FIFO_assertions.sv(80)		0	1	
9	/FIFO_top/FIFO_DUT/FI	FO_SVA/comb_outputs/emp	ty_check			
61	All and the second an	//FIFO_SVA/count_dec	POLICE WAS ALLOW HOLD IN			
52	71110_cop71110_bo				0	1
	/5750 +/5750 DIR	FIFO_assertions.s			Ø	1
63	/F1F0_top/F1F0_DU	T/FIFO_SVA/count_no_c				
54		FIFO_assertions.s			0	1
65	/FIFO_top/FIFO_DUT	T/FIFO_SVA/comb_outpu	A CONTRACTOR OF THE CONTRACTOR	heck		
66		FIFO_assertions.s	v(76)		0	1
67	/FIFO_top/FIFO_DUT	//FIFO_SVA/comb_outpu	ts/almost	full	check	
68		FIFO_assertions.s			- 0	1
69	/FTEO top/FTEO DID	//FIFO_SVA/comb_outpu		check		
70	7 1 1 0 LOD7 1 1 0 LOO	FIFO assertions.s			0	1
	/FTF0 + /FTF0 PUR					, 1
71	/FIFO_top/FIFO_DU	T/FIFO_SVA/comb_outpu		empty		6944
72		FIFO_assertions.s			0	1
73	/FIFO_top/FIFO_DUT	T/FIFO_SVA/reset_outp				
74		FIFO_assertions.s	v(98)		0	1

194	Directive Coverage:			
195	Directives 8	8	0 100.00	4
196				•
197	DIRECTIVE COVERAGE:			
198				
199 200	Name	Design Design Unit UnitType		ine) Hits Status
201				
202	/FIFO_top/FIFO_DUT/FIFO_SVA/wr_ack_c	FIFO_assertions	Verilog S	/A FIFO_assertions.sv(9) 2824 Covered
204 205	/FIFO_top/FIFO_DUT/FIFO_SVA/overflow_c	FIFO_assertions	Verilog S	/A FIFO_assertions.sv(16) 3634 Covered
206 207	/FIFO_top/FIFO_DUT/FIFO_SVA/underflow_c	FIFO_assertions	Verilog S	/A FIFO_assertions.sv(23) 1119 Covered
208 209	/FIFO_top/FIFO_DUT/FIFO_SVA/wr_ptr_c	FIFO_assertions	Verilog S	/A FIFO_assertions.sv(32) 4072 Covered
210 211	/FIFO_top/FIFO_DUT/FIFO_SVA/rd_ptr_c	FIFO_assertions	Verilog S	/A FIFO_assertions.sv(41) 2757 Covered
212 213	/FIF0_top/FIF0_DUT/FIF0_SVA/count_inc_c	FIFO_assertions	Verilog S	/A FIFO_assertions.sv(50) 2824 Covered
214	/FIFO_top/FIFO_DUT/FIFO_SVA/count_dec_c	: FIFO_assertions	Verilog S	
216	/FIFO top/FIFO DUT/FIFO SVA/count no ch	ange c		U A A
217 218			Verilog S	/A FIFO_assertions.sv(67) 1166 Covered

9- Bugs Detected:

1- Output underflow is supposed to be sequential output while it was assigned as combinational output
Bug:

```
66 assign underflow = (empty && rd_en)? 1 : 0;
```

Fixed Code:

```
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    if (!FIFO_if.rst_n) begin
        rd_ptr <= 0;
        FIFO_if.underflow <= 0;
end
else if (FIFO_if.rd_en && count != 0) begin
        FIFO_if.data_out <= mem[rd_ptr];
        rd_ptr <= rd_ptr + 1;
end
else begin
    if(FIFO_if.empty && FIFO_if.rd_en )
        FIFO_if.underflow <= 1;
        else
        FIFO_if.underflow <= 0;
end
end</pre>
```

2-Output almostfull is asserted to be high when count = FIFO_DEPTH -1 not FIFO_DEPTH -2 (when reaching FIFO_DEPTH -1 means we 've written FIFO_DEPTH -1 times so there's only one write operation needed to be full) Bug:

```
67 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
```

Fixed Design:

```
74 assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1:0; // should be FIFO_if.FIFO_DEPTH-1 not FIFO_if.FIFO_DEPTH-2
```

3- The RTL of Design doesn't cover cases when write && read enables asserted while the fifo is empty or full.

Bug:

```
always @(posedge clk or negedge rst_n) begin

if (!rst_n) begin

count <= 0;

end

else begin

if (({wr_en, rd_en} == 2'b10) && !full)

count <= count + 1;

else if (({wr_en, rd_en} == 2'b01) && !empty)

count <= count - 1;

end

end

end</pre>
```

Fixed Design:

```
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin

if (!FIFO_if.rst_n) begin

count <= 0;

end

else begin

if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b10) && !FIFO_if.full)

count <= count + 1;

else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) && !FIFO_if.empty)

count <= count <- 1;

else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.empty) begin

count <= count + 1;

end

else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.full)

count <= count <- 1;

end

else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.full)

count <= count <- 1;

end


end

end
```


4- bug: when reset asserted overflow ,underflow, and wr_Ack must be zero

10- Waveform Snippets:


1. Reset Sequence: 0 - 1 ns




2. Write Read Sequence: 1- 20001 ns



3. Write Sequence : 20001 - 22001 ns



4. Read Sequence : 22001 – 24001 ns



Transcript & UVM Testbench Summary:

```
# ** Report counts by severity
# UVM_INFO: 14
# UVM_WARNING: 0
# UVM_ERROR: 0
# UVM_FATAL: 0
# ** Report counts by id
# [Questa UVM] 2
# [RNIST] 1
# [TEST_DONE] 1
# [report_phase] 2
# [run_phase] 8
# ** Note: $finish : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
```