
Some information about the project

The file ALU.v is the main program which implement the ALU. The file test_ALU.v is the test file used to test the ALU.v. And all the examples in this report are from the test file.


The main idea of the project

The project is to design a simple ALU using Verilog. The following are the details of the implementation.

Block diagram



The diagram above is the structure of my project. The main module of the project would take three inputs, which are i_datain, gr1 and gr2, which represent the instructions, the value of corresponding registers in the instructions.



The program is composed of two parts, which are indicated by the two green circles shown in the diagram above.

The first part is called aluSeg, which is indicated by the left circle. It is the main module of the program. And it has the interface shown in the following:

```
module aluSeg(i_datain, gr1, gr2, zero_wire, negative_wire, overflow_wire, c, hi_wire, lo_wire);

//output result
output signed[31:0] c;

//flags
output zero_wire, negative_wire, overflow_wire;

//lo, hi
output [31:0] lo_wire, hi_wire;

input [31:0] i_datain, gr1, gr2;
```

In this part, eight registers are involved, which will store corresponding values. Notice that, reg_A store the value of gr1, and reg_B store the value of gr2. The registers are shown in the following picture:

```
reg [5:0] opcode, funct;
reg [4:0] shamt;
reg [4:0] aluctr;
reg alusrc;
reg [31:0] reg_A, reg_B;
reg [31:0] imm;
```

This part will generate the ALUctr and ALUsrc codes according to the opcodes

and funct codes. This process is done by using if and else loop to judges the opcodes and funct codes and giving out the ALUctr and ALUsrc codes accordingly. For the ALUsrc, the value of all the R-type instructions and bne, beq will be 0, while the

ALUctr	00000	00001	00010	00011	00100	00101	00110	00111
instruction	add,addi	addu,addiu	sub,beq,bne	subu	mult	multu	div	divu
ALUctr	01000	01001	01010	01011	01100	01101	01110	01111
instruction	and,andi	nor	or,ori	xor,xori	slt,slti	sltu.sltiu	lw	SW
ALUctr	10000	10001	10010	10011	10100	10101	111111	
instruction	sll	sllv	srl	srlv	sra	srav	invalid	

others will be 1. The related ALUctr codes are shown in the following table:

For the extension part, the 16-bit imm will be extended to 32 bits. The imm will first be signed extended to 32 bits by filling its signed bit to the former 16 bits, using the way shown in the following:

```
imm = {{16{i_datain[15]}}, i_datain[15:0]};
```

Since some instructions, like andi, ori, xori needs the imm to be zero extended. So after detecting these kind of instructions, the signed extended imm would change to zero extended, using the following way:

```
imm = {{16{1'b0}}}, i_datain[15:0]};
```

After the first module finish the ALUctr and ALUsrc bit generation and imm extension, it will pass the corresponding value to the second module and call it.

The second module is alu part, which will implement the functions of calculations. It has the interfaces shown in the following:

```
module alu(aluctr, alusrc, gr1, gr2, imm, shamt, zero, negative, overflow, c, hi_wire, lo_wire);
```

```
//output result
output signed[31:0] c;

//flags
output zero, negative, overflow;

//lo, hi
output signed[31:0]lo_wire, hi_wire;
input signed[31:0] gr1,gr2;
input [4:0] shamt;
input [31:0] imm;
input [4:0] aluctr;
input alusrc;
```

This part uses 10 registers, which store the related values. Notice that the registers reg_A and reg_B will perform the corresponding signed calculations with gr1 and other values. And the unsigned_reg_A and unsigned_reg_B will be used to perform the unsigned calculations. The registers are shown below:

```
reg zero, negative, overflow;
reg signed[31:0] reg_C, reg_A, reg_B;
reg [31:0] unsigned_reg_B, unsigned_reg_A;
reg [31:0] lo, hi;
```

In this part, the ALUsrc will determine the input for reg_B or unsigned_reg_B. Also, the ALUctr would ask the alu to perform the corresponding instructions. Notice that although the input of shamt is only 5 bit, it will be later extend to 32 bits using zero extension in the alu.

Explanation of the required instructions:

Notice: for the display of results, the reg_A and reg_B infer to the registers in module 2, which means the value may not be equal to the reg_A and reg_B in module 1. Their values are called in the form in the red circles shown in the following:

```
$display("instruction:op:func:ALUctr:ALUstr: gr1 : gr2 : c : reg_A : reg_B : reg_C : hi : lo : zero : negative : overflow");
$monitor(" %h:%h: %h : %h : %h : %h:%h:%h:%h:%h:%h:%h: %h : %h : %h",
i_datain, testalu.opcode, testalu.funct, testalu.aluctr, testalu.alusrc, gr1 , gr2, c, testalu.alu0.reg_A; testalu.alu0.reg_B, testalu.c,
hi, lo, zero, negative, overflow);
```

```
#10 i datain<=32'b000000 00011 00010 00001 00000 100000:
             gr2<=32'b0000 0000 0000 0000 0000 0000 0000 1001;
             #10 i datain<=32'b000000 00011 00010 00001 00000 100000;
             #10 i_datain<=32'b000000_00011_00010_00001_00000_100000;
             #10 i_datain<=32'b000000_00011_00010_00001_00000_100000;
             gr1<=32'b0000 0000 0000 0000 0000 0000 1101 1101;
             gr2<=32'b1111_1111_1111_1111_1111_1111_0010_0011;
             #10 i_datain<=32'b000000_00011_00010_00001_00000_100000;
             gr1<=32'b0000_0000_0000_0000_0000_0000_0101_1101;
             gr2<=32'b1111_1111_1111_1111_1111_1111_0010_0011;
```

In this part, $reg_A = gr1$ and $reg_B = gr2$. $reg_C = reg_A + reg_B$.

This part is implemented by using a parallel adder, which is designed by connecting 32 full-adders together.

addi

In this part, reg A = gr1, reg B = imm. Reg C = reg A + reg B.

The algorithm is same as add.

addu:

```
//addu
      #10 i_datain<=32'b000000_00011_00010_00001_00000_100001;
      gr2<=32'b0000 0000 0000 0000 0000 0000 0000 1001;
      #10 i datain<=32'b000000 00011 00010 00001 00000 100001;
      #10 i datain<=32'b000000 00011 00010 00001 00000 100001;
      #10 i_datain<=32'b000000_00011_00010_00001_00000_100001;
      gr1<=32'b0000_0000_0000_0000_0000_0000_1101_1101;
      gr2<=32'b1111_1111_1111_1111_1111_1111_0010_0011;
      #10 i datain<=32'b000000 00011 00010 00001 00000 100001;
      gr1<=32'b0000 0000 0000 0000 0000 0000 0101 1101;
      gr2<=32'b1111 1111 1111 1111 1111 1111 0010 0011;
      #10 i datain<=32'b000000 00011 00010 00001 00000 100001;
      gr2<=32'b0000_0000_0000_0000_0000_0000_0000
00620821:00: 21 : 01 : 00620821:00: 21 : 01 :
```

In this part, unsigned_reg_A = gr1, unsigned_reg_B = gr2. Reg_C = unsigned_reg_A + unsigned_reg_B.

The algorithm is same as the add.

addiu:

In this part, unsigned reg A = gr1, unsigned reg B = imm. Reg C =

unsigned reg A + unsigned reg B.

The algorithm is same as the add.

sub:

In this part, reg_A = gr1, reg_B = imm. Reg_C = reg_A - reg_B. The subtraction is equal to add the minuend with the 2's complement of the subtrahend.

subu:

```
//subu
#10 i_datain<=32'b000000_00011_00010_00001_00000_100011;
gr1<=32'b0111 0000 0000 0000 0000 0000 0101 1101;
#10 i_datain<=32'b000000_00011_00010_00001_00000_100011;
gr2<=32'b0111 0000 0000 0000 0000 0000 0101 1101;
#10 i datain<=32'b000000 00011 00010 00001 00000 100011;
gr2<=32'b1111_0000_0000_0000_0000_0000_0000_0101_1101;
#10 i datain<=32'b000000 00011 00010 00001 00000 100011;
gr2<=32'b0000_0000_0000_0000_0000_0000_0101_1101;
#10 i datain<=32'b000000 00011 00010 00001 00000 100011;
```


In this part, unsigned_reg_A = gr1, unsigned_reg_B = gr2. Reg_C = unsigned_reg_A - unsigned_reg_B. The subtraction is equal to add the minuend with the 2's complement of the subtrahend.

mult:

In the program, the multiplication is done by using the algorithm in Verilog.

$$reg_A = gr1, reg_B = gr2. \{hi, lo\} = reg_A * reg_B.$$

The circuits of the multiplication are implemented like the diagram in the following:



Algorithm:

Set up: put the multiplier on the right 32 bits in the Product part, and set the left 32 bits of the Product to be 0.

1: check the rightmost bit of the Product.

```
1.1: if the right most bit is 1:add the multiplicand with the left part, and put the result back to the left part of the product
```

1.2: if the right most bit is 0:

do not need to do the addition

- 2: shift the Product part left 1 bit
- 3: check whether it is the 32 repetition
 - 3:1 if not:jump to step 13:2 if sofinish the loop

multu:

In the program, the multiplication is done by using the algorithm in Verilog.

```
reg_A_unsigned = gr1, reg_B_unsigned = gr2. {hi, lo} = reg_A_unsigned * reg_B_unsigned.
```

The algorithm of it is same as the mult.

div:

```
//div
          #10 i datain<=32'b000000 00011 00010 00001 00000 011010;
          gr1<=32'b0000 0000 0000 0000 0000 0000 1100 0001;
          gr2<=32'b0000_0000_0000_0000_0000_0000_0011_0010;
          #10 i_datain<=32'b000000_00011_00010_00001_00000_011010;
          gr2<=32'b0000 0000 0000 0000 0000 0000 0011 0010;
          #10 i_datain<=32'b000000_00011_00010_00001_00000_011010;
          gr2<=32'b0000_0000_0000_0000_0000_0000_00011_0010;
          #10 i datain<=32'b000000_00011_00010_00001_00000_011010;
          #10 i datain<=32'b000000 00011 00010 00001 00000 011010;
          gr2<=32'b1111_1111_1111_1111_1111_1111_11111;
          #10 i_datain<=32'b000000_00011_00010_00001_00000_011010;
          gr2<=32'b0000_0000_1001_0000_1111_0000_0000_0011;
: zero : negative : overflow
 :00000000:0090f003:00000000:00000000:0090f003:00000000:00000000:000000000:
 0062081a:00: 1a : 06 :
```


In the program, the multiplication is done by using the algorithm in Verilog.

```
reg A = gr1, reg B = gr2. lo = reg A / reg B. hi = reg A \% reg B.
```

Notice that there is only one situation that the result is overflow, which is reg_A = 32'h $8000\,0000$ and reg_B = -1.

Also, since $reg_B = 0$ is invalid, every time $reg_B = 0$, the results of lo and hi will be invalid that is 32'hxxxx xxxx, and the negative part will be set to x.

The circuits of the division are implemented like the diagram in the following:



Algorithm:

Setup: Put the dividend on the right 32-bit part of the Reminder (Quotient) part.

- 1. Shift the Reminder part left by 1 bit.
- 2. Subtract the division from the left 32-bit part of the Reminder, and put the result back to the left half part of the Reminder.
- 3. Check the sign of the reminder:
 - 3.1 if the sign is negative:

Restore the original value of the Reminder by adding the Divisor back to it. After that, shift the Reminder left by 1 bit, and set the new least bit to be 0.

3.2 if the sign is positive:

Shift the Reminder left by 1 bit and set the new least bit to be 1.

- 4. Check whether it is the 32 repetition:
 - 4.1 if not:

Jump to the second step

4.2 if so

Finish the algorithm

divu:

```
//divu
       #10 i datain<=32'b000000 00011 00010 00001 00000 011011;
       gr1<=32'b0000 0000 0000 0000 0000 0000 1100 0001;
       gr2<=32'b0000 0000 0000 0000 0000 0000 0011 0010;
       #10 i_datain<=32'b000000_00011_00010_00001_00000_011011;
       gr2<=32'b0000_0000_0000_0000_0000_0000_0011_0010;
       #10 i_datain<=32'b000000_00011_00010_00001_00000_011011;
       gr2<=32'b0000 0000 0000 0000 0000 0000 0011 0010;
       #10 i datain<=32'b000000 00011 00010 00001 00000 011011;
       #10 i_datain<=32'b000000_00011_00010_00001_00000_011011;
       #10 i datain<=32'b000000 00011 00010 00001 00000 011011;
       : zero : negative : overflow
 0062081b:00: 1b: 07: 0062081b:00: 1b: 07:
            0062081b:00: 1b: 07
0062081b:00: 1b: 07
```

In the program, the multiplication is done by using the algorithm in Verilog.

reg_A_unsigned = gr1, reg_B_unsigned = gr2. lo = reg_A_unsigned / reg_B. hi = reg_A_unsigned % reg_B unsigned.

Also, since reg_B_unsigned = 0 is invalid, every time reg_B_unsigned = 0, the results of lo and hi will be invalid that is 32'hxxxx xxxx.

The algorithm is same as the div.

and:

In this part, reg A = gr1 and reg B = gr2. reg C = reg A & reg B.

This part is implemented by doing the and operations of every bit of the two input numbers.

andi:

In this part, reg_A = gr1 and reg_B = imm. reg_C = reg_A & reg_B .

The algorithm is same as and.

nor:

```
//nor
      #10 i_datain<=32'b000000_00011_00010_00001_00000_100111;
      #10 i datain<=32'b000000 00011 00010 00001 00000 100111;
      gr2<=32'b0000 0000 0000 0000 0000 0000 0011 0010;
      #10 i_datain<=32'b000000_00011_00010_00001_00000_100111;
      gr2<=32'b0000_0000_0000_0000_0000_0000_00011_0010;
      #10 i_datain<=32'b000000_00011_00010_00001_00000_100111;
      0 :8c200000:00000032:73dfffcd:8c200000:00000032:73dfffcd:xxxxxxxxx:xxxxxxxx
```

In this part, reg A = gr1 and reg B = gr2. reg C = \sim (reg A | reg B).

This part is implemented by doing the nor operations of every bit of the two input numbers.

or:

In this part, $reg_A = gr1$ and $reg_B = gr2$. $reg_C = reg_A \mid reg_B$.

This part is implemented by doing the or operations of every bit of the two input numbers.

ori:

In this part, reg_A = gr1 and reg_B = imm. reg_C = $reg_A \mid reg_B$.

The algorithm is same as or.

xor:

```
//xor
      #10 i_datain<=32'b000000_00011_00010_00001_00000_100110;
      #10 i_datain<=32'b000000_00011_00010_00001_00000_100110;
      gr2<=32'b0000 0000 0000 0000 0000 0000 0011 0010;
      #10 i datain<=32'b000000 00011 00010 00001 00000 100110;
      gr2<=32'b0000 0000 0000 0000 0000 0000 0011 0010;
      #10 i datain<=32'b000000 00011 00010 00001 00000 100110;
      00620826:00: 26: 0b: 00620826:00: 26: 0b:
```

In this part, reg A = gr1 and reg B = gr2. reg C = reg A $^{\land}$ reg B.

This part is implemented by doing the xor operations of every bit of the two input numbers.

xori:

In this part, reg A = gr1 and reg B = imm. reg $C = reg A \land reg B$.

The algorithm is same as the xor.

beq/bne:

Since the program only implement the ALU part, which means it does not need to branch the pc, the calculation of it is same as sub.


In this part, reg A = gr1 and reg B = gr2. reg C = reg A - reg B.

slt:


In this part, reg A = gr1 and reg B = gr2. reg C = reg A < reg B.

This is implemented by subtraction and return the result of the MSB.


For all the ALU unit, the output operation will be selected as the "less", which is the 3 shown in the following diagram. For the adder part of the ALU, it will be set to perform subtraction. For the bit of 1 to 30, the "less" will be set as 0, their structure is shown below.




For the bit 31, the "less" is also set to be 0. And the subtraction result will be set out to bit 1. The structure is shown below:



For the bit 0, the "less" is set to be the result from the bit 31.



The final result will be generated by using an or gate to combine all the 32 results, which is shown in the following:



slti:

In this part, $reg_A = gr1$ and $reg_B = imm$. $reg_C = reg_A < reg_B$.

The algorithm is same as the slt.

sltu:

```
//sltu
          #10 i_datain<=32'b000000_00011_00010_00001_00000_101011;
          #10 i_datain<=32'b000000_00011_00010_00001_00000_101011;
          gr2<=32'b0000_0000_0000_0000_0000_0000_00011_0010;
          #10 i_datain<=32'b000000_00011_00010_00001_00000_101011;
          gr2<=32'b0000_0000_0000_0000_0000_0000_0011_0010;
          #10 i_datain<=32'b000000_00011_00010_00001_00000_101011;
          instruction:op:func:ALUctr:ALUsrc: gr1
                                             lo : zero : negative : overflow
 0062082b:00: 2b : 0d : 0062082b:00: 2b : 0d :
             0 :8c200000:00000032:00000000:8c200000:00000032:00000000:xxxxxxx:xxxxxx:
             0 :80000000:ffffffff;00000001:80000000:ffffffff;00000001:xxxxxxxxxxxxxxxxx
```

In this part, reg_A_unsigned = gr1 and reg_B_unsigned = gr2. reg_C = reg_A_unsigned < reg_B_unigned.

The algorithm is same as the slt.

stliu:

In this part, reg_A_unsigned = gr1 and reg_B_unsigned = imm. reg_C = reg_A_unsigned < reg_B_unigned.

The algorithm is same as the slt.

sw:

Since the program only implement the ALU part, which means it does not need to perform the word loading, the calculation of it is same as addition. But the program wants to distinguish it from addition, so sw was separated from addition.

```
In this part, reg_A = gr1 and reg_B = gr2. reg_C = reg_A + reg_B.

The algorithm is same as the slt.
```

lw:

Since the program only implement the ALU part, which means it does not need to perform the word storing, the calculation of it is same as addition. But the program wants to distinguish it from addition, so lw was separated from addition.

In this part, reg A = gr1 and reg B = gr2. reg C = reg A + reg B.

sll:

In this part, reg A = gr1 and reg B = shamt. reg $C = reg A \ll reg B$.

This instruction would shift the value left and set the new bit as 0.

sllv:

In this part, reg A = gr1 and reg B = gr2. reg C = reg A << reg B.

This instruction would shift the value left and set the new bit as 0.

srl:

In this part, reg A = gr1 and reg B = shamt. reg C = reg A >> reg B.

This instruction would shift the value right and set the new bit as 0.

srlv:

In this part, reg A = gr1 and reg B = gr2. reg C = reg A >> reg B.

This instruction would shift the value right and set the new bit as 0.

sra:

In this part, reg A = gr1 and reg B = shamt. reg C = reg A >> > reg B.

This instruction would shift the value right and set the new bit as 1.

srav:

In this part, reg A = gr1 and reg B = gr2. reg C = reg A >> > reg B.

This instruction would shift the value right and set the new bit as 1.

An extra explanation about flags:

zero flag:

The zero flags are mainly determined by using a simple a ternary operator of Verilog, which is:

```
zero = reg_C ? 0 : 1;
```

For multiplication, it is used in this way to check whether the result is 0:

For division, the zero flag is determined by the dividend, that is:

negative flag:

The negative flags are determined by the value of the most significant bit, which is like (for the case of 32-bit signed calculation):

For signed multiplication, it is determined by the most significant bit of hi, that is:


For signed division, it is determined by the signed bit of the quotient:

For the unsigned calculation, the negative bit is set to be 0.

Overflow flag:


The overflow occurs when the result is set with the value of the result, which means the carry into most significant bit is not equal to the carry out of the most significant bit during the calculation. One way to detect the overflow signal is shown in the following:

Overflow = CarryIn[N-1] XOR CarryOut[N-1]



Based on this circuits, we can change a little bit to detect the carry out and carry in of the MSB.

Overflow = CarryIn[N-1] XOR CarryOut[N-1]



Since CarryIn2 and CarryOut3 are added with the same number, which is A3 and B3, if CarryIn2 and CarryOut3 are different, then the Result3 and Result4 will be different. By checking the value of Result3 and Result4, we can get the situation of CarryIn3 and CarryOut3.

Based on this new idea, the following way is used in the program to detect the overflow:

```
//used to dectect overflow
reg extra;

{extra, reg_C} = {reg_A[MSB], reg_A} + {reg_B[MSB], reg_B};
overflow = extra ^ reg C[MSB];
```

For division, since there is only one situation that the result is overflow, which is reg A = 32'h8000 0000 and reg B = -1, the overflow will be detected using this way:

```
if(reg_A==32'h8000_0000 && reg_B==-1)
    overflow = 1;
else
    overflow = 0;
```