Parallel Data Processing in Reconfigurable Systems Lecture 2

2014/2015

Parallel data sort High-level synthesis

Iouliia Skliarova



Contents

- Data sort in hardware
 - sorting networks
 - specification in VHDL
- Introduction to high-level synthesis (HLS)
 - Vivado HLS
 - HLS coding styles
 - synthesis directives
 - high-level verification
 - RTL cosimulation




Data sort

- A sorting algorithm is an algorithm that puts elements of a set in a certain order
- Efficient sorting is important for optimizing the use of other algorithms which require input data to be sorted
- Popular sorting algorithms:
 - insertion sort
 - merge sort
 - quicksort
 - different kinds of bubble sort (shell sort, comb sort)
 - different kinds of distribution sort (radix sort)
- Sorting algorithms are often classified by
 - computational complexity
 - memory and other resource usage
 - possibility to parallelize
 - adaptability (whether or not the presortedness of the input affects the running time)




Sorting networks

- A sorting network is an algorithm that sorts a fixed number N of values using a fixed sequence of comparisons
- A sorting network consists of two types of items: comparators and wires. Each
 comparator connects two wires and swaps the input values if and only if the
 top wire's value is greater than the bottom wire's value
- Sorting networks are a very good choice for implementation in hardware because various comparisons can be executed in parallel
- Sorting networks are used to construct sorting algorithms to run on GPUs and FPGAs



Sorting network parameters

- Sorting networks are characterized by
 - the number of comparators C(N)
 - depth D(N) the number of time steps required to execute it (assuming that all independent comparisons run in parallel)



What is the depth of this network?




Sorting network types

- Bubble/insertion
- Even-odd transition
- Even-odd merge
- Bitonic merge

Bubble/insertion network

$$D(N) = 2 \times N - 3$$

$$C(N) = N \times (N-1)/2$$




All sorted

N=8: D(N)=13 C(N)=28

N=1,024: D(N)=2,045 C(N)=523,776



Even-odd transition network



$$D(N) = N$$

$$C(N) = N \times (N-1)/2$$

$$D(N) = 8$$

$$C(N) = 28$$


$$N=1,024$$

$$D(N)=1,024$$

$$C(N)=523,776$$



Even-odd merge network




$$D(N = 2^p) = p \times (p + 1)/2$$

 $C(N = 2^p) = (p^2 - p + 4) \times 2^{p-2} - 1$



Bitonic merge network



$$D(N = 2^p) = p \times (p + 1)/2$$


 $C(N = 2^p) = (p^2 + p) \times 2^{p-2}$

N=8:
$$D(N)=6$$
 $C(N)=24$



Summary of sorting networks

Bubble/insertion	Even-odd transition	Even-odd merge	Bitonic merge
C(N)=N×(N-1)/2	$C(N)=N\times(N-1)/2$	$C(N=2^p)=(p^2-p+4)\times 2^{p-2}-1$	$C(N=2^p)=(p^2+p)\times 2^p-2$
D(N)=2×N-3	D(N) = N	$D(N=2^p)=p\times(p+1)/2$	D(N=2 ^p)=p×(p+1)/2




- The sorting networks are easily scalable
- Even-odd transition networks are the most regular
- Even-odd merge and bitonic merge networks are very fast:
 - to sort 134 million data items (~2²⁷) iust 378 steps are required ☺
- Are the required hardware resources prohibitive?
 - 23,689,428,991 comparators are needed for the even-odd merge network ☺




Implementation in FPGA

- Even-odd transition networks have the most regular structure
- VHDL specification for sorting N M-bit data items can be based on
 - 2-input, 2-output M-bit comparator
 - a pair of comparator lines
 - the even line has N/2 comparators
 - the odd line has N/2-1 comparators
 - the sorter containing N/2 pairs of comparator lines
- The sorter can be implemented as a regular iterative composition of subsystems



VHDL specification of even-odd transition network - comparator


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Comparator is
    generic (M
                  : positive);
    port(Op1, Op2 : in std_logic_vector(M - 1 downto 0);
         MaxValue : out std_logic_vector(M - 1 downto 0);
         MinValue : out std_logic_vector(M - 1 downto 0));
end Comparator;
architecture Behavioral of Comparator is
begin
    process(Op1,Op2)
    begin
       if Op1 >= Op2 then MaxValue <= Op1; MinValue <= Op2;
       else
                            MaxValue <= Op2; MinValue <= Op1;</pre>
       end if;
    end process;
end Behavioral;
```





Elaborated design - comparator


For M = 4 the elaborated design is:



VHDL specification of even-odd transition network – even and odd lines

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Two_lines_sorter is
    generic( M
                     : positive;
                   : positive);
    port ( data in : in std logic vector(M * 2 ** p - 1 downto 0);
           data_out : out std_logic_vector(M * 2 ** p - 1 downto 0));
end Two lines sorter;
architecture Behavioral of Two lines sorter is
    constant N : positive := 2 ** p;
    type BETWEEN_LEVELS is array (0 to N - 1) of
                           std logic vector(M - 1 downto 0);
    signal b0, b1, b2 : BETWEEN LEVELS;
begin
    process (data_in)
    begin
    for i in 0 to N - 1 loop
        b0(i) \le data in(M * (i + 1) - 1 downto M * i);
    end loop;
                               b0(N-1) b0(N-2)
                                                     b0(0)
    end process;
                                 M
                                        M
                                                      M
                                              -- contunues
                                             N items (N \times M \text{ bits})
```

A for loop includes a specification of how many times the body of the loop is to be executed




VHDL specification of even-odd transition network – even and odd lines

```
generate even comparators:
                                                                A generate statement is used
    for i in 0 to N / 2 - 1 generate
                                                                for replicating subsystems
    EvenComp: entity work.Comparator(Behavioral)
          generic map (M)
          port map(b0(i*2), b0(i*2+1), MaxValue => b1(i*2), MinValue => b1(i*2+1));
end generate generate even comparators;
generate odd comparators:
    for i in 0 to N / 2 - 2 generate
    OddComp: entity work.Comparator(Behavioral)
          generic map (M)
          port map(b1(2*i+1), b1(2*i+2), MaxValue => b2(i*2+1), MinValue => b2(i*2+2));
    end generate generate odd comparators;
                                                                    b0 b1 b2
    b2(0)
            \leq b1(0); b2(N-1) \leq b1(N-1);
    process (b2)
    begin
    for i in 0 to N - 1 loop
                                                               data_in
        data out(M * (i + 1) - 1 downto M * i) \leq b2(i);
                                                                                   data
    end loop;
    end process;
end Behavioral;
```

Elaborated design – a pair of comparator lines

• For N = 8 and M = 4 the elaborated design is:




VHDL specification of even-odd transition network – the complete sorter

```
entity EOTNetwork is
    generic(M
                 : positive;
                    : positive );
           (data in : in std logic vector(M * 2 ** p - 1 downto 0);
            data out: out std logic vector(M * 2 ** p - 1 downto 0));
end EOTNetwork;
architecture Behavioral of EOTNetwork is
    constant N : positive := 2 ** p;
   type BETWEEN_LEVELS is array (0 to N/2) of std_logic_vector(M * 2**p - 1 downto 0);
    signal bl : BETWEEN LEVELS;
begin
   bl(0) <= data in;
even_odd_transition_network:
    for i in 0 to N / 2 - 1 generate
        combine: entity
                 work.Two lines sorter(Behavioral)
            generic map (M, p)
            port map
                      (bl(i), bl(i+1));
end generate even_odd_transition_network;
    data out \leq bl(N / 2);
                                                     bl(0)
                                                            bl(1)
                                                                  bl(2)
                                                                        bl(3)
                                                                               bl(4)
end Behavioral;
```

Elaborated design – the complete sorter

• For N = 8 and M = 4 the elaborated design is:



Test of the even-odd transition network


```
entity Top_EOTN is
                         : in std logic;
   port (clk
                                                                             N = 8 (p = 3)
        btnC
                         : in std logic;
                                                                             M = 4
                         : in std logic vector(15 downto 0);
        SW
                         : out std_logic_vector(6 downto 0);
        seq
                          : out std_logic_vector(7 downto 0));
        an
end Top EOTN;
architecture Shell of Top EOTN is
    signal s_test_data, s_result : std_logic_vector(31 downto 0);
    type SEGMENTS is array (0 to 7) of std_logic_vector(6 downto 0);
    signal HEX : SEGMENTS;
begin
    s test data <= sw(15 downto 0) & X"FEDC" when btnC = '0' else
                   X"1234" & sw (15 downto 0);
-- contunues
       sw(15..0)
```

Test of the even-odd transition network

```
sorting network: entity work.EOTNetwork(Behavioral)
    generic map (M \Rightarrow 4, p \Rightarrow 3)
    port map (data in => s test data,
                data out => s result);
dispCtrl: entity WORK.SegCtrl(Behavioral)
    port map(clk 100MHz
                            => clk,
             SA
                            => HEX(7)
                            => HEX(6),
             SB
             SC
                            => HEX(5)
                            => HEX(4),
             SD
                            => HEX(3),
             SE
                            => HEX(2),
             SF
                            => HEX(1),
             SG
                            => HEX(0),
             SH
             cathodes
                            => seq,
             select_display => an);
disp decoders: for i in 0 to 7 generate
        combine: entity work.Bin7SegDecoder(Behavioral)
            port map(binInput => s result(i * 4 + 3 downto i * 4),
                     decOut n => HEX(i));
end generate disp decoders;
end Shell:
```

Elaborated design – demo circuit

• For N = 8 and M = 4 the elaborated design is:



Hardware resources


Xilinx Spartan-6	S _{FPGA}	6,822
xc6slx45	S _{comp}	21
	K _{comp} max	324
Xilinx Virtex-5	S _{FPGA}	17,280
xc5vlx110t	S _{comp}	43
	K _{comp} max	401
Xilinx Virtex-5	S _{FPGA}	20,480
xc5vfx130t	S_{comp}	55
	K_{comp}^{max}	384
Xilinx Virtex-6	S _{FPGA}	37,680
xc6vlx240t	S_comp	27
	K _{comp} max	1,395
Xilinx Virtex-6	S _{FPGA}	118,560
xc6vlx760	S _{comp}	21
	K _{comp} max	5,645
Xilinx APSoC Zynq	S _{FPGA}	13,300
XC7Z020	S_{comp}	17
	K _{comp} max	782
Xilinx Virtex-7	S _{FPGA}	178,000
xc7vx1140t	S_{comp}	25
	K _{comp} max	7,120
Altera Cyclon-IVe	LE _{FPGA}	114,480
EP4CE115	LE _{comp}	96
	K _{comp} max	1,192


- S_{FPGA}/LE_{FPGA} number of FPGA slices/logic elements
- S_{comp}/LE_{comp} number of FPGA slices/logic elements needed for one comparator (for M=32-bit data)
- K_{comp} max maximum number of comparators that can be accommodated in one FPGA/APSoC
- To implement combinationally the evenodd merge network for N=1,024, M=32, 24,063 comparators are required



Iterative sorting networks

- An iterative even-odd transition network iteratively reuses the same N-1 comparators through a feedback register
- The resulting circuit is very regular and easily scalable
- Since the traditional even-odd transition networks are hardwired, the latency is fixed: N × t (t is a delay of any vertical line of comparators)
- The latency of the iterative even-odd transition network depends on the presortedness of input data and may be smaller
- The required hardware resources are reduces drastically (from $C(N) = N \times (N-1)/2$ to C(N) = N-1) permitting data sorters to be constructed for significantly bigger values of N







VHDL specification of the iterative even-odd transition network


```
entity EvenOddIterSorterRTL is
    generic (M : positive; -- M is the size of a data item
              N : positive); -- N is the number of data items
                          : in std_logic;
    port
            (clk
                          : in std logic;
             reset
                          : out std logic;
             ready
             input data : in std logic vector(N * M - 1 downto 0);
             sorted data: out std logic vector(N * M - 1 downto 0));
end EvenOddIterSorterRTL;
architecture Behavioral of EvenOddIterSorterRTL is
    type DATA SET is array (N-1 downto 0) of std logic vector(M-1 downto 0);
    signal reg data, even, odd : DATA SET;
begin
                                                                                          ready= 1 if there are
                                                                                          no data swaps in the
                                                                                 clock
                                                                                          comparators, else
                                                                                          ready = 0
data register: process(clk)
begin
                                                                          Parallel input of source data
    if rising edge(clk) then
         ready <= '0';
         if reset = '1' then
             for i in N downto 1 loop
                 reg data(i-1) <= input data(i*M-1 downto (i-1)*M);</pre>
             end loop;
         else
             req data <= odd;
                                             Is it safe to make
             if req data = odd then
                 ready <= '1';
                                                such a test?
                                                                               reg data
                                                                                        even
             end if:
         end if;
    end if:
end process data register;
                                                       -- contunues
```

VHDL specification of the iterative even-odd transition network

```
generate even comparators: for i in N/2-1 downto 0 generate
    EvenComp: entity work.Comparator
         generic map (M => M)
         port map(reg data(i*2), reg data(i*2+1), even(i*2), even(i*2+1));
end generate generate_even_comparators;
generate odd comparators: for i in N/2-2 downto 0 generate
    OddComp: entity work.Comparator(Behavioral)
         generic map (M => M)
         port map(even(2*i+1), even(2*i+2), odd(i*2+1), odd(i*2+2));
                                                                                  ready= 1 if there are
end generate generate_odd_comparators;
                                                                                   no data swaps in the
                                                                         clock -
                                                                                  comparators, else
                                                                                  ready = 0
    odd(0) \le even(0);
                                                                  Parallel input of source data
    odd(N-1) \le even(N-1);
                                                                              Register
output data: for i in N downto 1 generate
    sorted_data(i*M-1 downto (i-1)*M) <= reg_data(i-1);</pre>
end generate output data;
end Behavioral;
                                                                   reg data even odd
```

Elaborated design – the complete iterative even-odd transition network

- For N = 16 and M = 8 the elaborated design is:
 - the blue modules are the comparators (15)





Hardware resources

- Xilinx ISE 14.4, Atlys prototyping board, XC6SLX45 FPGA of Xilinx Spartan-6 family
- N=8, M=32
- Source data were taken from a host PC through USB and the results were sent back to the PC
- Resources include also circuits for interactions with the host computer

	S _{FPGA}	F _{max} (MHz)	clock period (ns)
Even-odd merge	474 (6%)	21	47
Bitonic merge	584 (8%)	21	46
proposed iterative even-odd	279 (4%)	122	8

Hardware resources






High-level synthesis

- High-level synthesis (HLS) is an automated design process that interprets an algorithmic description of a desired behavior and creates digital hardware that implements that behavior
- Commercial tools allowing digital circuits to be synthesized from highlevel specification languages, such as HardwareC, Handel-C and SystemC, appeared on the market in the mid-1990s - early-2000s
- Early versions of HLS tools leaded to performance degradation and not very efficient resource usage
- The recent HLS tools focus on using as many standard C/C++ constructs as possible to capture the design intent
- HLS languages have many advantages such as ease to learn, ease to change and maintenance, and a short development time
- HLS languages may become the predominant hardware specification methodology

Why HLS?


- The growing design complexity pushes to raise the level of abstraction beyond RTL.
 HLS specifications allow code density to be reduced significantly compared to HDLs, resulting in increased design productivity.
- The design functionality may be specified for both embedded software and reconfigurable hardware. Therefore different software/hardware partitioning boundaries may easily be experimented and the respective area/performance trade-offs straightforwardly explored.
- HLS permits to leverage the experience of engineers comfortable with C/C++ languages for the purposes of digital design.
- The available system-level verification methods permit the RTL output to be simulated with the same test bench that was used to check the high-level code. Moreover, the verification and debug may be performed at earlier stages. This significantly reduces the verification effort because the simulation at higher levels runs much faster than at RTL level and the design errors are much easier to locate and fix at higher abstraction levels.
- As a result, a growing number of designs are produced using HLS tools in various application domains.

HLS design flow – entry and simulation



- The top-level of every C/C++ program is the main() function and any function below the level of main() can be synthesized
- The function to be synthesized is called the top-level function
- The main() function is used for verification and is therefore referred to as test bench
- The test bench permits the behavior of the toplevel function to be validated at both high and register transfer levels

HLS design flow – synthesis



- HLS performs two types of synthesis on the design:
 - algorithmic synthesis (converts functional statements into RTL statements)
 - interface synthesis (transforms function arguments and return values into RTL ports)
- Synthesis directives permit the designer to improve the results of synthesis by driving the optimization engine towards the desired performance goals and RTL architecture
- The generated RTL might be verified using the original high-level test bench
- The final RTL output can also be packaged as IP

Vivado HLS

- Create a new synthesis project
- Validate the function of the C design
- Synthesize the C design to an RTL implementation
- Validate the RTL design
- Apply synthesis directives
- Incorporate the synthesized RTL into Vivado projects

Welcome page




- Quick Start
 - create new projects
 - access to previous and example projects
- Documentation
 - tutorials
 - user guides

Creating a new project

New Vivado HLS Project

Solution Configuration




New Vivado HLS Project

Add/Remove Files

Wizard guides through a creation of a new project

- define project name and location
- specify the toplevel function
- add source and test bench files
- add clock constraints
- select target device (xc7a100tcsg324-1)

Vivado HLS GUI



Explorer pane

- shows the project hierarchy where project files are organized in categories
 - source files
 - test benches
 - solutions

Information pane

 shows the contents of files opened from the Explorer pane and the results of synthesis

Auxiliary pane

 includes content-sensitive information depending on the file currently active in the *Information pane*


Console pane

 shows messages produced by Vivado HLS organized in different categories (Console, Errors and Warnings)

Project perspectives

- The project might be seen and analyzed in three perspectives:
 - synthesis perspective allows to specify and synthesize designs, run simulations and package the IP
 - debug perspective permits the design to be debugged by step running through the code and analyzing the results of operations
 - analysis perspective is only active after synthesis completes and helps to analyze the synthesis report results, in particular the resource usage and the performance

Adding design source files



Language support

- Vivado HLS supports the following standards for C compilation/simulation:
 - ANSI-C (GCC 4.6)
 - C++ (G++ 4.6)
 - SystemC (IEEE 1666-2006 -Version 2.2-)
- Synthesis support is provided for a wide range of C, C++ and SystemC language constructs and all native data types for each language, including float and double types
- There are however some constructs which cannot be synthesized:
 - dynamic memory allocation
 - all data to and from the FPGA must be read from the input ports or written to output ports; as such, OS operations such as files accesses and OS queries cannot be supported
 - the C constructs must be of a fixed or bounded size
 - recursive functions
 - Standard Template Library functions



Arbitrary precision data types

- C/C++ built-in data types are supported by Vivado HLS, but these data types are on 8-bit boundaries (8, 16, 32, 64 bits)
- Since we need to process M-bit unsigned integers, we have to indicate this requirement explicitly so that M-bit components will be synthesized
- ap_int.h defines C++ arbitrary precision types ap_uint<W> (for unsigned integers) and ap_int<W> (for signed integers); for C code include ap_cin.h
- the maximum width allowed for ap_uint<W> type is 1,024 bits
- this default may be overridden by defining the macro

 AP_INT_MAX_W with a positive integer value ≤ 32,768 before inclusion of the ap_int.h header file: #define AP_UINT_MAX_W 16384

```
In EvenOddIterSorter.h \( \text{\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\ext{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$
```

C++ specification – prepare the data

```
no data swaps in the
#include "EvenOddIterSorter.h"
                                                                            clock -
                                                                                       comparators, else
                                                                                       ready = 0
ap uint<N*M> EvenOddIterSorter (ap uint<N*M> input data)
                                                                    Parallel input of source data
   ap uint<N*M> sorted data;
                                                                                  \mathbb{E}
   bool sorting_completed;
   ap_uint<M> work_array[N];
   ap uint<M> even[N];
   //1. Fill in the work array
   ap_uint<M> mask = ~0;
   init loop: for (unsigned i = N; i > 0; i--)
                                                                             work array
          work array[i-1] = input data & mask; // extract M LSBs
           input data >>= M;
                                                      // shift right M bits
   // continues
```



readv= 1 if there are

C++ specification - sorting

```
//2. Sort the data
sorting completed = false;
                                                                                 readv= 1 if there are
sort_loop: while (!sorting_completed)
                                                                                 no data swaps in the
                                                                       clock -
                                                                                 comparators. else
{  // even line of comparators
                                                                                 ready = 0
   sorting completed = true;
                                                               Parallel input of source data
   sort even: for (unsigned j = 0; j < (N / 2); j++)
          if (work array[2 * j] > work array[2 * j + 1])
             sorting completed = false;
                              = work_array[2 * j + 1];
             even[2 * j]
             even[2 * j + 1] = work_array[2 * j];
          else
          { even[2 * j] = work array[2 * j];
             even[2 * j + 1] = work array[2 * j + 1];
   // odd line of comparators
   sort_odd: for (unsigned j = 0; j < (N / 2 - 1); j++)
          if (even[2 * j + 1] > even[2 * j + 2])
                                                                        work array
                                                                                     even
             sorting completed = false;
             work array[2 * j + 1] = even[2 * j + 2];
             work_array[2 * j + 2] = even[2 * j + 1];
          else
          \{ work array[2 * j + 1] = even[2 * j + 1]; \}
             work array[2 * j + 2] = even[2 * j + 2];
   work array[0] = even[0];
   work array[N-1] = even[N-1];
// continues
```

C++ specification – write the result

```
//3. Write the result
write_res_loop: for (unsigned i = 0; i < N; i++)</pre>
         sorted data <<= M;</pre>
                                                 // shift left M bits
         sorted_data |= work_array[i]; // write M LSBs
return sorted data;
                                                                                          ready= 1 if there are
                                                                                          no data swaps in the
                                                                             clock -
                                                                                          comparators, else
                                                                                          ready = 0
                                                                  Parallel input of source data
                                                                                   Register (R)
                                                               input_data
```


work array

even


Creating test bench

- Testing is done with the main() function
- The test bench has to respect the following rules:
 - the test bench has to call the function to be synthesized (EvenOddIterSorter)
 - the test bench has to save the output from the function and to compare the results with the known expected results
 - if the produced results do match the expected results a message is issued confirming that the function has passed the test and the return value of the test bench main() function is set to 0
 - otherwise, if the output is different from the expected results, a message indicates this, and the return value of main() is set to any value different from 0
 - the test bench must generate the same input stimuli every time it is executed to be used successfully for RTL verification (i.e. test values cannot be generated randomly)

Adding the test bench



- read data to sort from a text file input_data.dat
- call the function EvenOddIterSorter
- store the result in the file sorted_data.dat
- compare the results produced with the golden results kept in the file sorted_data.gold.dat and issue the verdict



Coding the test bench in C++

```
a Explorer ≅
#include <iostream>
                                                           #include <fstream>
#include "EvenOddIterSorter.h"
                                                             ▶ 🛍 Includes

■ Source

//error codes
                                                                 EvenOddIterSorter.cpp
const int SORT ERROR = 200;
                                                                 ■ EvenOddIterSorter.h
const int OK = 0;
                                                                 input data.dat
using namespace std;
                                                                 sorted data.gold.dat

■ Test Bench

int main ()
                                                                 EvenOddIterSorter Tb.cpp
   ap uint<N*M> input data, sorted data;


> b solution1

   ap uint<M> item;
   ifstream unsorted_data_stream("input_data.dat"); // open for reading
   ofstream sorted data stream("sorted data.dat"); // open for writing
   //get the input data
   cout << "Reading input data" << endl;</pre>
   for (unsigned i = 0; i < N; i++)
          unsorted data stream >> item;
          cout << item << endl;</pre>
          input data <<= M;  // shift left M bits</pre>
          input data |= item; // write M LSBs
   // continues
```


Coding the test bench in C++

```
//perform sorting
sorted_data = EvenOddIterSorter(input_data);
//save the result
ap uint<M> mask = ~0;
for (unsigned i = 0; i < N; i++)
      sorted_data_stream << (sorted_data & mask) << endl; // extract M LSBs</pre>
      sorted data >>= M; // shift right M bits
cout << "Checking the result" << endl;</pre>
if (system("diff -w sorted data.dat sorted data.gold.dat"))
      cout << "FAIL: Output DOES NOT match the golden output." << endl;</pre>
      return SORT_ERROR;
else
      cout << "PASS: The output MATCHES the golden output!" << endl;</pre>
      return OK;
```

C simulation




Debugging



- Design errors are much easier to locate and fix at higher abstraction levels
- Arbitrary precision types cannot be debugged for ANSI C designs (C++ OK)



C synthesis



Interface synthesis

Vivado synthesizes

- input pass-by-value arguments and pointers as simple wire ports with no associated handshaking signal (ap none protocol)
- output values and pointers with an associated output valid signal to indicate when the output is valid (ap ctrl hs protocol)
- other types of interfaces can be synthesized such as two-way handshakes, RAM access ports and FIFO ports


The default function-level handshaking I/O protocol is ap_ctrl_hs

- input signal ap_start controls the block execution and must be asserted for the design to start its operation
- output signal ap_done indicates that the function has finished and, if there is a return value, this value is valid and may be read
- output signal ap_idle, when asserted, indicates that the function is not operating (idle)
- output signal ap_ready indicates when the design is ready to accept new inputs (this signal is not asserted if ap_start is low and the design completed all the operations)


	Interface					
□ Summary						
	RTL Ports	Dir	Bits	Protocol	Source Object	C Type
	ap_clk	in	1	ap_ctrl_hs	EvenOddIterSorter	return value
ap_ctrl_hs	ap_rst	in	1	ap_ctrl_hs	EvenOddIterSorter	return value
	ap_start	in	1	ap_ctrl_hs	EvenOddIterSorter	return value
	ap_done	out	1	ap_ctrl_hs	EvenOddIterSorter	return value
	ap_idle	out	1	ap_ctrl_hs	EvenOddIterSorter	return value
	ap_ready	out	1	ap_ctrl_hs	EvenOddIterSorter	return value
ap_none	ap_return	out	128	ap_ctrl_hs	EvenOddIterSorter	return value
	input_data_V	in	128	ap_none	input_data_V	scalar



Analysis perspective





Optimizing the design



Finish

Cancel











Synthesis directives – loop unroll

- By default, all loops are kept rolled in HLS, i.e. all operations in the loop are implemented using the same hardware resources and each iteration is performed in a separate clock cycle (while the intermediate results are stored in registers)
- HLS provides the ability to unroll for loops, either partially or fully
 - when a loops is fully unrolled all the loop operations are performed in a single clock cycle by replicating the required for each iteration hardware resources
 - there is also a possibility to unroll a loop partially with a specific factor













Synthesis directives - pipelining


The latency is the number of cycles required to produce the output

The initiation interval (II) is the throughput, i.e. the



C/RTL cosimulation






- By default, the cosimulation is performed using the generated SystemC RTL which uses the built-in C compiler
- It is also possible to perform the verification in VHDL and Verilog
- Cosimulation involves the following steps:
 - the C test bench is executed to generate input stimuli for the RTL design
 - an RTL test bench is created containing the input stimuli from the C test bench and the RTL simulation is performed with the selected simulation tool
 - the output from the RTL simulation is fed back to the C test bench to check the results and a message is issued informing whether the design passed the test



Exporting RTL




Using RTL

```
control HLS: process(clk)
                                                                                                                                                                                                                reset Debouncer
pulsedOut
begin
               if rising edge(clk) then
                                                                                                                                                                               Clock 100 MHz
                               if s_reset = '1' or s_done = '1' then reset for the state of the state
                                                s start <= '0';
                                                                                                                                                                                   sort
(btnU)
                               elsif s sort debounced = '1' then
                                                                                                                                                                                                                                                                                                                    Sorter
                                                                                                                                                                                                                                                                                                           input_data sorted_data
                                                s start <= '1';
                                                                                                                                                                                                                                                                  en Register dout
                               end if:
                                                                                                                                                                                                                                                                                                                    Display Control
                                                                                                                                                                                                                                                                  din2
               end if;
end process;
sort_HLS: entity work.EvenOddIterSorter(behav)
               port map (ap_clk
                                                                                                                                                                                                                            -- board's clock
                                                                                                             => clk.
                                                                                                       => s reset,
                                                                                                                                                                                                                           -- btnC
                                                       ap rst
                                                       ap start
                                                                                                                                                                                                                       -- to start sorting
                                                                                                      => s start,
                                                                                                   => s_done,
                                                       ap done
                                                                                                                                                                                                                          -- sorting finished
                                                                                               => open,
                                                       ap idle
                                                       ap_ready => open,
                                                       input_data_V => s_unsorted_data,
                                                                                                             => s_sorted_data);
                                                       ap_return
count cycles: entity work.CountUpN(Behavioral)
                                                                                                                                                                                                                     -- binary counter
               generic map (N => 16)
               port map (reset
                                                                                             => s sort debounced,
                                                       clk
                                                                                             => clk,
                                                       clkEnable => s_start,
                                                       count
                                                                                              => led);
```

Useful modules for Lab 2

- Unroll control
- Unrolled register



Unroll control

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric_std.all;
entity Unroll Control is
    port (clk
                         : in std logic;
          reset
                         : in std logic;
          addr1, addr2 : out std_logic_vector(3 downto 0);
                         : out std logic);
          reg wr
end Unroll Control;
architecture Behavioral of Unroll Control is
   type TState is (INIT, READ, WRITE, FINISH);
   signal s_currentState, s_nextState : TState;
   signal s addr : unsigned (2 downto 0);
   signal s reset, s inc : std logic;
begin
sync_proc : process(clk)
   if (rising_edge(clk)) then
      if (reset = '1') then s currentState <= INIT;</pre>
      else
                              s currentState <= s nextState;</pre>
      end if:
   end if:
end process;
    addr1 <= std logic vector(s addr) & '0';
    addr2 <= std_logic_vector(s_addr) & '1';</pre>
inc address: process(clk)
begin
    if rising edge(clk) then
        if s reset = '1' then s addr <= (others => '0');
        elsif s_inc = '1' then s_addr <= s_addr + 1;</pre>
        end if:
    end if:
end process;
```

```
comb proc : process(s currentState, s addr)
begin
   s_nextState <= s_currentState;</pre>
   case (s_currentState) is
      when INIT =>
              reg wr <= '0';
              s reset <= '1';
              s inc <= '0';
              s nextState <= READ;</pre>
      when READ =>
              reg_wr <= '0';
              s_nextState <= WRITE;</pre>
              s reset <= '0';
              s_inc <= '0';
      when WRITE =>
              reg wr <= '1';
              s reset <= '0';
              s inc <= '1';
              if s_addr /= "111" then
                 s_nextState <= READ;</pre>
              else
                 s_nextState <= FINISH;</pre>
              end if;
      when FINISH =>
              reg wr <= '0';
              s reset <= '0';
               s_inc <= '0';
      when others =>
              reg wr <= '0';
              s_nextState <= INIT;</pre>
              s_reset <= '0';
              s inc <= '0';
   end case;
end process;
end Behavioral:
```



Unrolled register

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ShiftReqN is
    generic (L : positive;
                                   -- total number of bits N * M
             M : positive);
    port ( clk
                        : in std logic;
                       : in std_logic;
            reset
                       : in std logic;
            din1, din2 : in std_logic_vector(M-1 downto 0);
                     : out std logic vector(L-1 downto 0));
            dout
end ShiftRegN:
architecture Behavioral of ShiftRegN is
    signal s data : std logic vector(L-1 downto 0);
begin
process(clk)
begin
    if rising edge(clk) then
        if reset = '1' then
            s data <= (others => '0');
        elsif en = '1' then
            s data <= s data(L-M*2-1 downto 0) & din1 & din2;
        end if;
    end if;
end process;
         dout <= s data;</pre>
end Behavioral;
```

Summary

- After completing this class and lab 2 you should be able to:
 - identify different types of sorting networks
 - analyze complexity and efficiency of sorting networks
 - specify parameterizable sorting networks in VHDL
 - understand the HLS design flow
 - create HLS projects in Vivado
 - validate and debug your C design
 - synthesize the C design to an RTL implementation and apply synthesis directives
 - use the results of HLS in other Vivado RTL projects
- ... lab 2 is available at
 - http://sweet.ua.pt/iouliia/Courses/PDP_TUT/index.html