

Name - Md. Qusai Tawed
Department - CSE (Second Year)
Semester - 4th
Roll NO. - 37

Sub - Computer
Architecture Lab

Date - 17.03.23

Write a Verilog program to design, simulate and test a circuit of a 4-bit unidirectional bus circuit having following properties - Take 4-bit Input as I, control Input (CNT), Output is Z (4-bit)

Test bench :-

```
module test;
    reg [3:0] x;
    reg y;
    wire [3:0] z;
    and-test DUT1(.I(x), .CNT(y), .Z(z));
    initial begin
        $dumpfile("dump.vcd");
        $dumpvars(1);
        x = 4'b0000;
        y = 0;
        #5
        x = 4'b0101;
        y = 1;
        #5
        x = 4'b1010;
        y = 0;
        #5
        x = 4'b1111;
        y = 1;
    end
```

Design module :-

```
module and-test(I, CNT, Z);
    input [3:0] I;
    input CNT;
    output [3:0] Z;
    wire [3:0] Z;
    assign Z[3:0] = CNT ? I[3:0] : 4'bz;
end module
```

As 4-bit
Z[3:0]
4'b

4 BIT UNIDIRECTIONAL BUS:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
x[3:0]	0															
y																
z[3:0]	z															