Department - (St (Second Year)

Architectud

semester - 4th

Rou No. - 37

Date - 10.03.23

write a verilog program to design simulate and test a circuit of 3 input majority circuit


## Touth Table:

K	y	Z	F
0	0	0	0
0	0	1	0
0	1	0	D
0	1	1	1
1	0	0	0
- 1	0	1	1
1	1	0	. 1
1	1	1 saper	1 40

## к - мар:-

## Expression:-

circuit Diagram:-



```
code:
```

```
i) Design Module:
```

```
module majl
input [0:4]sw,
output (led
```

```
assign red = (Sw [0] & Sw [1] & Sw [2]) 1 1/ABC
);
                       SW[3]) 1 //ABD
    (SW[0] & SW[1]
                      8 SW [4]) 1 // ABE
           8 SW[1]
    (Sw[0]
                      2 Sw [3]) 1 // ACD
            8 Sw[2]
    (SW[O]
                       8 Sw [4]) 1 // ACE
    (Sw[0] & Sw[2]
                       8 SW [4]) 1 // ADE
    ( Sw [0] & Sw [3]
                       8 Sw [3]) 1 // BCD
    (SW[1] 8 SW[2]
                       8 Sw [4]) 1 // BCE
    (Sw[1] 8 sw[2]
                       8 SW [4]) 1 // BDE
               Sw[3]
    (Sw[1] 3
                          SW [4]); // CDE
                Sw [3]
             3
    (Sw[2]
```

endmodule

```
intest Bench: -
module maj-test bench;
    reg [0:4] swi
    wore led's
   may out (sw(sw), led (led));
    initial begin
       SW [O] = 1's
       SW [1] = 1;
       Sw [2] = 0;
       Sw [3] = 0;
       Sw[4] = 0,
       # 400;
      SW[O]=1;
       Sw [1] = 13
       Sw [2] = 1;
       Sw [3] = 0;
       Sw[4] = 0's
       # 400;
    end
    initial begin
       $ dumpfile ("dump ved");
       & dump vares ();
          end
end modrale
```

## Majority Circuit - Output Simulation:

