```
write a verilog code to disign, simulate and a
jest circuit of 3 to 8 decoder.
resign module:
module dec (
  input a,
  inputbo
  input C,
  output [0:7] outr
 assign outr[0] = (nas nb s nc);
  assign outr[i] = basnbsnc);
  assign outr [2] = (nasbsnc);
  assign outr[3] = (na sb sc);
  assign outr[4] = (a & nb & nc);
  assign outr[5] = (a & nb & c);
   assignoutr[6] = (a 8 b 8 nc);
   assign outr[7] = (a8b8c);
      assign are = (nasnbsnc)1(nasnbsc)1(na
 368 nc) 1 (na 8 b 8 c) 1 (a 8 nb 8 nc) 1 (a 8 nb 8 vc) 1
 (a8b8 nc) 1 (a8b8c);
 endmodule
 Test bench:-
 module dec-tb;
     rega;
     reg bi
     reg Co
     wire [0:7] outri
     dec vut (a(a), b(b), c(c), outr(outr));
```

```
initial begin
  \alpha = 0;
  b = 0;
   C = 0;
   # 100;
   a = 0;
   b = 0;
   C=13
    # 100;
    a=0;
    b=1;
    C=03
    # 100;
     \alpha = 0;
     b=1;
     C=13
     # 1005
      a = 1;
      b=0;
      C=0;
     # 100;
      a=13
      b = 0;
       C=13
      # 100;
       a=1;
       b = 1;
       C = 0;
       # 100;
       a = 1;
        b = 1 ;
        C = 1;
        # 1000
    end
    initial begin
```

, E d 15e DEY

48

\$ dumpfile ("dump. vcd"); \$ dumpvars (0, dec-tb); end endmodule

nt d

Ise

ber

3X8 DECODER: 200 200 500 500 m[0:7] 80