* camp-2 testbench);


end.

Statement: Write a verilog program to design stimulate and test a combinatorial circuit 3-bit input as ARAIAO and 3-bit output as BRBIBO. When the binary input is 0,1,2, c the binary output is one greater than the input. When the binary input is 4,5,6,0,7, binary output is one less than the input.

->	ao	a,	α_2	Co	Cı	Ca
	0	0	0	0	0	-1
	0	0	1	0	1	0
	0	1	0	0	1	1
	0	1	1	1	0	0
	1	O	0	0	1	1
	1	O	1	1	0	0
	1	1	0	1	0	1
	1	1	1		1	0

k map:-

Co =



Co = a0 a2 + a, a2 + a0a,

$$C_{1} = \begin{array}{c} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}} \\ \overline{a_{0}} \\ \overline{a_{0}} \\ \end{array}$$

$$\begin{array}{c} \overline{a_{0}} \\ \overline{a_{0}} \\ \overline{a_{0}} \\ \end{array}$$

 $\bar{a}_0 \bar{a}_1 \bar{a}_2 + \bar{a}_0 \bar{a}_1 \bar{a}_2 + \bar{a}_0 \bar{a}_1 \bar{a}_2 + \bar{a}_0 \bar{a}_1 \bar{a}_2$ $\bar{a}_2 (\bar{a}_0 \bar{a}_1 + \bar{a}_0 \bar{a}_1) + \bar{a}_2 (\bar{a}_0 \bar{a}_1 + \bar{a}_0 \bar{a}_1)$ $= \alpha_2 (\bar{a}_0 \oplus \bar{a}_1) + \bar{a}_2 (\bar{a}_0 \oplus \bar{a}_1)$ $= \alpha_0 \oplus \bar{a}_1 \oplus \bar{a}_2$

$$C_{2} = \frac{\overline{a_{1}a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}}}{\overline{a_{0}} \overline{a_{0}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}}}$$


$$\overline{a_{0}} \overline{a_{0}} \overline{a_{1}} \overline{a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}}$$

$$\overline{a_{0}} \overline{a_{0}} \overline{a_{1}} \overline{a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}}$$

$$\overline{a_{0}} \overline{a_{0}} \overline{a_{1}} \overline{a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}} \overline{a_{1}a_{2}}$$

= 02

Circuit Diagram:



'se

er

```
i) Design module :-
 module boomin (
    input [0:2]a,
    output [0:2]0
 ),
    assign 0[0] = (a[0] & a[1]) | (a[0] & a[2]) | (a[1] 20[2]);
    assign 0[1] = a[0] /a[1] /a[2];
     assign 0[2] = na[2];
 end module.
 11) Test Berich:
  module comp2-testbench;
       reg [0:2] as
       wire [0:270)
       boomin out (.a(a),.0(0));
       initial begin
           a[0] =1;
           a[1]=1;
           a[2] = 0;
           # 4000
           a [0] = 0;
           a[1] = 1;
           a[2] = 1;
           # 400
       end
       initial begin
          & dumpfile ("dump.vcd");
          & dumprars (0, comp2 - testbench);
        end
                                                 35
    endmodule
```

Minimization of Function 2 - Output Simulation:

