```
i's complement.
->i) Design module:-
module comp2(
   input [0:3] sw,
   output [0:3] comp
  assign comp = nsw+1;
endmodule
11) Test Bench:
module comp2 - testbench;
   reg [0:3] swi
   wire [0:3] comps
   comp2 out(.sw(sw), comp (comp));
   initial begin
      Sw[0] = 13
      Sw[1] = 1;
      Sw[2] = 0;
      Sw [3] = 1;
      # 400;
      Sw[0] = 13
     Sw [1] = 1;
      Sw[2]=13
      Sw[3] = 0;
      # 4005
   end
   initial begin
       & dumpfile ("dump vcd");
       $ dumpvars (0, comp2-testberich);
   end
```

os complement

28

Two's Complement - Output Simulation:

