```
Write a verilog program to design, simulate and
test a circuit of a ternary operation.
Design module:
module ternary
  input as
  input bo
  output cab
  assign cab = a>b?a!b;
end module
 Test bench:
module ternary-tb;
   regain
   sug bi
    wire cab;
    ternary out (a(a), .b(b), .cab(cab));
 initial begin
     a = 0 5
     b = 1;
     #15
     a=13
     b = 0;
     # 13
  end
  initial begin
     Adumpfile ("dump.vcd");
     $ dumprars (0, ternary-tb);
  end
  endmodule
```

## TERNARY OPERATOR:

