a

Z

Theory: A tristate buffer is a digital logic gale that allows a signal to pass through when enabled, but when disabled, it sets the output to a high-impedance stale, effectively disconnecting it from the rest of the circuit. This allows multiple outputs to share the same signal line without interfering with each other.

## Touth Table :-

| a | b | Z |
|---|---|---|
| 0 | 0 | Z |
| 0 | 1 | Z |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

More Ca 1 bit 9 . 600
Should be taken in

## Code : -

## Design module:

module tristate

(input a)

input ent,

output Z

);

assign z = (cnt & a) 1 (m (nt & bz); end module

15

```
Drest Bench : -
module xnor2_test bench;
rega, b;
wire Z;
xnor2 vul(.a(a),.b(b),.z(z));
initial
    begin
    a=0;
    b = 0;
    # 100;
    a=0;
    b=1;
    #100;
    a=1;
    b=0;
    # 100;
    a=1 ;
    b=13
    # 100;
   end
 initial
    begin
    $ dumpfile ("dump vcd");
    $ dumpraves ();
    end
 end module
```

| Name     | Value | 0 75 | 1 1    | 500 |  |
|----------|-------|------|--------|-----|--|
| $\alpha$ | 1     |      |        |     |  |
| cnt      | 1     |      |        |     |  |
| Z        | 1     | mmmm | YEARTH |     |  |
|          |       |      |        |     |  |