VDF Assignment-2 Report By Animesh Pareek { BTech-ECE 2021131 }

Part-1 →

Iverilog Tool Run Screenshot >>

Covered Tool Run Screenshot >>

Yosys Tool Run Screenshot >>

```
animesh@dell-OptiPlex-3040:-/vdf/assignment_2/FSM$ yosys

/
yosys -- Yosys Open SYnthesis Suite

Copyright (C) 2012 - 2020 Claire Xenia Wolf <claire@yosyshq.com>

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISINO OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.


Yosys 0.37+27 (git shal ebf6128d9, clang 10.0.0-4ubuntu1 -fPIC -Os)

yosys> ^C
animesh@dell-OptiPlex-3040:~/vdf/assignment_2/FSM$
```

Part-2 →


- (a) Please refer to the 'fsm.v' file for code in the FSM directory.
- (b) Please refer to the 'fsm_tb.v' file for code in the FSM directory.


(c) Simulation Waveform →



In the above Simulation waveform we have tested for fsm given in the assignment pdf. We started with a basic toggling clock signal and then gave the reset signal (not at clock edge) which spontaneously resets our fsm. While the reset (asynchronous) was high, we tried to vary input but the output and state did not change. Clearly this shows that reset is working perfectly fine. Now when we deserted the reset the next state change was observed at the positive edge of the clock. After this we gave different inputs and verified the state changes and output changes via manual checks. The results of manual checks completely verified the simulation results (including correct outputs and states) and complete coverage of the code.

(d) Line coverage Report →





This Report indicates that we have written a perfect testbench for our fsm. It perfectly covers all lines, combinational logics, toggles and fsm logics.

(e) Please refer to the 'synth_fsm.v' and 'synth_fsm.sp' files for netlist in the FSM directory. The usage Report for this result is the following:

```
=== vdf <u>2</u> fsm ===
   Number of wires:
                                      67
   Number of wire bits:
                                      75
                                       8
   Number of public wires:
   Number of public wire bits:
                                      16
   Number of memories:
                                       0
   Number of memory bits:
                                       0
                                       0
   Number of processes:
   Number of cells:
                                      64
     AND2 X1
                                       1
     AND3 X1
                                       2
     A0I211 X1
                                       1
     A0I21 X1
                                       2
                                       2
     A0I221 X1
                                       1
     A0I22 X1
     DFFR X1
                                       5
     INV X1
                                      11
     NAND2 X1
                                       5
                                       5
     NAND3 X1
     NAND4 X1
     NOR2 X1
     NOR3 X1
     0AI211 X1
                                       5
                                       3
     0AI21 X1
                                       5
     0R2 X1
                                       2
     OR3 X1
     XNOR2 X1
                                       1
   Chip area for module '\vdf_2 fsm': 87.248000
```

(f) For hot encoding refer to the folder 'Hot Encodding FSM'.

Fsm file is 'fsm hot.v'.

Testbench file is 'fsm_tb.v'

Simulation file is 'fsm_sim.vcd'

Simulation waveform was as follows:



Waves																															
	100 sec	200 5	ec	300	sec		400	sec		56	00 se	C		608	sec		76	90 sec		800	sec		9	30 sec			1000	sec		116	30 sec
								_					_		_						_		_	_	_						سوسوء
			JUL			IШL		∐ L					ШΙ		ш			JUI		╛╚											
			_			-	-		_	_					_	_		-				_	_		_			_	_		
θ1	(02	01	20	01 02 6	98 (04	χ2θ	(01)(04	10	20 0	1 02	04	98 <u>, 1</u> 6	3),20	01	94 (88	40		10 86			40 (86	(40)	10 40	10 8	0 40	10 26	9 80	(40)	(10)2	0 80	
xx 01 10 11	00 01 00 01 1	0 00 10	00 01			00 01		1 00				θ 1 θ		11	1	0 00	11 01		11 1	00	10 0	θ θ1	11 01	10	00 0 1	. 00 (1	0 00	θ θ1	80	11	
00	01	10 11	θ1	00 01 1	l0 11	00 01	66	01	Θ	0 01	11	90 01	1	66		11	θ1 11	06	16	00	11 00	11	10	11		0	1 11		(6	1 11	10

Again the results of manual checks completely verified the simulation results (including correct outputs and states) and complete coverage of the code.

Covered report file is 'fsm.ccd'

Report is:

```
Covered covered-0.7.10 -- Verilog Code Coverage Utility
Written by Trevor Williams (phaselgeo@gmail.com)
Freely distributable under the GPL license
                                                             GENERAL INFORMATION
* Report generated from CDD file : fsm.cdd
* Reported by
                                                            LINE COVERAGE RESULTS
 Module/Task/Function
                                   Filename
                                                                     Hit/ Miss/Total
                                                                                               Percent hit
  $root
fsm_tb
vdf_2_fsm
                                   NA
fsm_tb.v
fsm_hot.v
                                                                                                  100%
100%
100%
                                                          TOGGLE COVERAGE RESULTS
                                                                     Toggle 0
Hit/ Miss/Total
                                                                                                                      Toggle 1
Hit/ Miss/Total
Module/Task/Function
  $root
fsm_tb
vdf_2_fsm
                                                                                                                                                   100%
100%
100%
                                                                                                  100%
100%
100%
                                   NA
fsm_tb.v
fsm_hot.v
  Accumulated
                                                                                                                                                   100%
                                                  COMBINATIONAL LOGIC COVERAGE RESULTS ~~~
                                                                                                Logic Combinations
Hit/Miss/Total Percent hit
Module/Task/Function
 $root
fsm_tb
vdf_2_fsm
                                                                                                                          100%
100%
93%
 Accumulated
    Module: vdf_2_fsm, File: fsm_hot.v
    Missed Combinations (* = missed value)
       Line # Expression
                22: state <= new_state
|---1---|
         Expression 1 (1/2)
         E | E
=0=|=1=
*
                         case( state )
|-1-|
| s1 :
         Expression 1 (1/2)
         E | E
=0=|=1=
```

FINITE STATE MACHINE COVERAGE RESULTS														
Module/Task/Function	Filename	Hit/Mi	.ss/T		ate Percent Hit	Hit/Mi	Arc Hit/Miss/Total Percent hit							
<pre>\$root fsm_tb vdf_2_fsm</pre>	NA fsm_tb.v fsm_hot.v	0/ 0/ 0/	0/ 0/ 0/	0 0 0	100% 100% 100%	0/ 0/ 0/	0/ 0/ 0/	0 0 0	100% 100% 100%					
Accumulated		0/	0/		100%	0/	0/		100%					

The reason why this report is throwing 2 uncoverage issues in combinational check is because it sees that we don't happen to evaluate 'state' when either state is 8'b0 or 'new_state' is 8'b0. This is not an issue because in our hot encoding scheme there is no state which is represented by 8'b0. Apart from this, this Report indicates that we have written a perfect testbench for our fsm which covers all lines, toggles situations, and combinational and fsm logics. Finally the netlist files synthesized by yosys are 'synth_fsm_hot.v' and 'synth_fsm_hot.sp'.

The Usage Report for this synthesis is:

```
=== vdf_2_fsm ===
   Number of wires:
                                     81
   Number of wire bits:
Number of public wires:
                                     99
                                     8
   Number of public wire bits:
                                  26
   Number of memories:
                                     0
   Number of memory bits:
Number of processes:
                                     0
   Number of cells:
                                     83
     AND2 X1
                                      2
     AND3 X1
     AND4 X1
     A0I21 X1
     A0I222 X1
                                      2
     A0I22 X1
                                      9
     DFFR X1
     DFFS X1
                                     21
     INV X1
     NAND2_X1
     NAND3 X1
                                      1
                                      6
     NAND4 X1
                                     10
     NOR2 X1
                                      2
     NOR3 X1
     NOR4 X1
     OAI211 X1
     0AI21 X1
     0AI221 X1
     0AI22 X1
     0R2 X1
     0R4 X1
     XNOR2 X1
   Chip area for module '\vdf_2_fsm': 126.350000
```

To re-run the model, Refer to the Readme.txt