

ELD BONUS PROJECT HANDOUT

AIM:

Create hardware IP for FFT using HLS tool.


Introduction to project:

We have already implemented 1024 FFT IP on PS as well as on PL in lab12 (on zedboard) using the built-in FFT IP by vivado but now we shall do it using our own custom build FFT IP using HLS Tool. Vivado's High Level Synthesis (HLS) Tool is used to convert C/C++ code into Verilog. Tool can also be used to make IP(s). (**HERE WE WILL BE USING THE FFTSw.c FILE CODE USED IN LAB12 OF ELD**)

Steps:

PART-1 (CREATION OF FFT IP)

1. Open Vivado HLS 2019.1 and create a new project in it.
2. Click on next -> next -> next. Now select Board as Zedboard (diligent one) and ensure that period=10ns
3. Add two files (one is header and other code file) in Source and one in Testbench (mine are fft.h, fft.cpp and fftb.cpp respectively)
4. In header write this code:



```
1 #include<complex>
2 #include<hls_stream.h>
3 #include<ap_axi_sdata.h>
4 typedef std::complex<float> COMPLEXF;
5 typedef float DTYPF;
6 typedef unsigned int INTTYPE;
7 struct com{
8     COMPLEXF data;
9     ap_uint<1> last;
10    ap_uint<8> keep;
11 };
12 typedef hls::stream<struct com> FP;
13 #define FFTSIZE 1024
14 #define FFTSTAGES 10
15 const DTYPF W_real[]={1.0, 0.9999811752826011, 0.9999247018391445, 0.9998305817958234, 0.9996988186962042, 0.9995294175010931, 0.9993223845883495, 0.99907772775
16 const DTYPF W_imag[]={-0.0, -0.006135884649154475, -0.012271538285719925, -0.01840672990580482, -0.024541228522912288, -0.030674803176636626, -0.036807222941358
17 #define reverse(n) ((n & 0x1) << 9) | ((n & 0x2) << 7) | ((n & 0x4) << 5) | ((n & 0x8) << 3) | ((n & 0x10) << 1) | ((n & 0x20) >> 1) | ((n & 0x40) >> 3) | ((n &
18 void FFTipfn(FP &FTFIN,FP &FFTOUT);
19
```

(Pls note: here W_real and W_imag and reverse(n) are same as in the attached fftSw.c file)

5. Now the source main code file would have code as in my fft.cpp:

The first screenshot shows the initial code in `fft.cpp`. It includes headers, defines constants like `FFTIN`, `FFTOUT`, and `FFTOUT_R`, and starts the `FFTIPFN` function. It includes a bit reversal section and the beginning of the butterfly stages loop.

The second screenshot shows the continuation of the code. It completes the butterfly stages loop with butterfly calculations and the `generateoutput` section, which writes the final output to `FFTOUT`.

6. Now we will insert Directives in the code. Now on the The Directive panel on right side click the FFTipfn of code then select option of insert directive and then select INTERFACE directive and in mode select `ap_ctrl_none`.

7. Similarly for other elements follow the table:

Element	directive	mode
FFTIN	Interface	axis
FFTOUT	Interface	axis
generateinput	pipeline	-
bitreversal	pipeline	-
generateoutput	pipeline	-

8. Now Testbench file would be:

```

Vivado HLS 2019.1 - fftipdbonus (C:\Users\animesh21131\ftipdbonus)
File Edit Project Solution Window Help

#1 Synthesis(solution1)(FFTipfn_csynth.rpt) [fftb.cpp]
1 #include<stdio.h>
2 #include"fft.h"
3
4 void FFTipfn_gold(DTYPE FFTIn_R[],DTYPE FFTIn_I[],DTYPE FFTOut_R[],DTYPE FFTOut_I[])
5 {
6
7     DTYPE temp_R; /*temporary storage complex variable*/
8     DTYPE temp_I; /*temporary storage complex variable*/
9     int i,j; /* loop indexes */
10    int i_lower; /* Index of lower point in butterfly */
11
12    int stage;
13    int subDFTSize; //Size of DFT in each stage of FFT
14    int BFwidth; /*Butterfly Width*/
15    /*=====BEGIN BIT REVERSAL=====*/
16    for (i = 0; i < FFTSIZE; ++i) {
17        FFTOut_R[reverse(i)] = FFTIn_R[i];
18        FFTOut_I[reverse(i)] = FFTIn_I[i];
19    }
20
21    /*+++++END OF BIT REVERSAL+++++*/
22
23    /*=====BEGIN: FFT=====*/
24    // Do FFTSTAGES of butterflies
25    DTYPE BFWeight_cos, BFWeight_sin;
26    // For N-point FFT, there are log2(N) stages
27    for(stage=1; stage<= FFTSTAGES; stage++)
28    {
29        subDFTSize = 1 << stage; // DFT = 2^stage = points in sub DFT
30        BFwidth = subDFTSize >> 1; // Butterfly WIDTHS in sub-DFT (FFTSIZE of sub-DFT/2)
31        // Perform butterflies for j-th stage
32        // This loop runs for the iteration equal to BF width
33        // In 4-point FFT, BF width is 1 in stage 1 and 2 in stage 2
34        // In 8-point FFT, BF width is 1 in stage 1, 2 in stage 2 and 4 in stage 3
35        butterfly:for(j=0; j<BFwidth; j++)
36        {

```

```

34 // In 8-point FFT, BF width is 1 in stage 1, 2 in stage 2 and 4 in stage 3
35 butterfly:for(j=0; j<BFwidth; j++)
36 {
37     BFWeight_cos = W_real[j * (FFTSIZE>>stage)];
38     BFWeight_sin = W_imag[j * (FFTSIZE>>stage)];
39
40     // This loop is for all butterflies in a stage that use same W**k
41     // In 4-point FFT, we have two BFs in stage 1
42     // In 8-point FFT, we have four BFs in stage 1 and two BFs in stage 2
43     subDFTSize:for(i = j; i < FFTSIZE; i += subDFTSize)
44     {
45         i_lower = i + BFwidth; //index of lower point in butterfly
46         temp_R = FFTOut_R[i_lower] * BFWeight_cos - FFTOut_I[i_lower] * BFWeight_sin;
47         temp_I = FFTOut_I[i_lower] * BFWeight_cos + FFTOut_R[i_lower] * BFWeight_sin;
48
49         FFTOut_R[i_lower] = FFTOut_R[i] - temp_R; // - temp_R;
50         FFTOut_I[i_lower] = FFTOut_I[i] - temp_I;
51         FFTOut_R[i] = FFTOut_R[i] + temp_R;
52         FFTOut_I[i] = FFTOut_I[i] + temp_I;
53     }
54 }
55
56 // for (i = 0; i < FFTSIZE; ++i) {
57 //     FFT_output[i].real=FFTOut_R[i];
58 //     FFT_output[i].imag=FFTOut_I[i];
59 // }
60
61 void init_arr(DTYPE FFTIn_R[],DTYPE FFTIn_I[]){
62     for(int i=0;i<FFTSIZE;i++){
63         FFTIn_R[i]=1;
64         FFTIn_I[i]=0;
65     }
66 }
67 int main(){
68     int fail=0;
69     FP FFTIN;


```

```

63     FFTIn_R[i]=1;
64     FFTIn_I[i]=0;
65 }
66
67 int main(){
68     int fail=0;
69     FP FFTIN;
70     FP FFTOUT;
71     COMPLEXF out[FFTSIZE];
72     DTYPE FFTIn_R[FFTSIZE],FFTIn_I[FFTSIZE],FFTOut_Rs[FFTSIZE],FFTOut_Is[FFTSIZE];
73     init_arr(FFTIn_R,FFTIn_I);
74     FFTipfn_gold(FFTIn_R,FFTIn_I,FFTOut_Rs,FFTOut_Is);
75     struct com val;
76     COMPLEXF siu;
77     for(int i=0;i<FFTSIZE;i++){
78         siu.real(FFTIn_R[i]);
79         siu.imag(FFTIn_I[i]);
80         val.data=siu;
81         val.last=(i==FFTSIZE-1)?1:0;
82         FFTIN.write(val);
83     }
84     FFTipfn(FFTIN,FFTOUT);
85     for(int i=0;i<FFTSIZE;i++){
86         struct com valOut;
87         FFTOUT.read(valOut);
88         int las = valOut.last;
89         out[i]= valOut.data;
90     }
91     for(int i=0;i<FFTSIZE;i++){
92         if(out[i].real()!=FFTOut_Rs[i] || out[i].imag()!=FFTOut_Is[i]){fail=1;printf("Failed at i = %d\n",i);}
93     }
94     if(fail)printf("FAILED\n");
95     else printf("PASSED\n");
96     return fail;
97 }
98

```

9. Add FFTipfn as top Function of the Project by going to Synthesis of Project settings under Project tab.
10. Now under solution open Solution settings and edit config_export (in General). Set version value as 1.1.1.1.
11. Now Run C Simulation and we will get result as PASSED.




```

1[INFO: [SIM 2] ***** CSIM start *****
2INFO: [SIM 4] CSIM will launch GCC as the compiler.
3  Compiling ../.././ffttb.cpp in debug mode
4  Compiling ../.././fft.cpp in debug mode
5  Generating csim.exe
6PASSED
7INFO: [SIM 1] CSim done with 0 errors.
8INFO: [SIM 3] ***** CSIM finish *****
9

```

12. Now run the C synthesis and a Synthesis Report will be generated:



RTL Ports	Dir	Bits	Protocol	Source Object	C Type
ap_clk	in	1	ap_ctrl_none	FFTipfn	return value
ap_rst_n	in	1	ap_ctrl_none	FFTipfn	return value
FFTIN_TDATA	in	64	axis	FFTIN_V_data	pointer
FFTIN_TVALID	in	1	axis	FFTIN_V_keep_V	pointer
FFTIN_TREADY	out	1	axis	FFTIN_V_keep_V	pointer
FFTIN_TKEEP	in	8	axis	FFTIN_V_keep_V	pointer
FFTIN_TLAST	in	1	axis	FFTIN_V_last_V	pointer
FFTOUT_TDATA	out	64	axis	FFTOUT_V_data	pointer
FFTOUT_TREADY	in	1	axis	FFTOUT_V_data	pointer
FFTOUT_TVALID	out	1	axis	FFTOUT_V_keep_V	pointer
FFTOUT_TKEEP	out	8	axis	FFTOUT_V_keep_V	pointer
FFTOUT_TLAST	out	1	axis	FFTOUT_V_last_V	pointer


13. Now run C/RTL simulation and then export RTL.

PART-2 (Verification OF FFT IP by integrating it with our lab-12)

(Note- I am using my lab-12 eld project of vivado 2019.1 for this part)

1. Open Vivado 2019.1 and open the existing project lab12.
2. Now go to File->Project->Save as and save it with a new name, say p1.
3. Now close the lab12 project and open p1. (Basically, we have cloned our lab12 project in p1)
4. Now go to Settings under Project manager.
5. Under IP select Repository option. Click on Add (+) and select our HLS project created in previous part. This will add our IP in Vivado's IP catalog.
6. Now Open the Block design of this project. There Delete FFT ip and System ILA.
7. Now click on add (+) and add our FFTIP (FFTipfn) to the block design.
8. Now manually connect the FFTOut of our IP to the S_AXIS_S2MM of AXI DMA IP and FFTIN of our IP to the M_AXIS_MM2S of the AXI DMA IP.
9. Also, Connect the ack of our IP to the s_axi_lite_ack of AXI DMA IP and the aresetn pin of our IP to the axi_aresetn pin of AXI DMA IP.
10. Debug the S_AXIS DATA and M_AXIS_DATA of FFT IP by right clicking and then run connection automation.
11. System ILA will be added automatically.
12. The block design is now complete.
13. Validate your design to check for any missing or incorrect connections.

14. Final Design should look like this:



15. Then in the sources tab, right-click on your block design file and select Create HDL Wrapper.
16. Click on OK. This step will generate the corresponding Verilog files of your design.
17. Now generate the bitstream
18. Once the bitstream is generated, "Export Hardware" and while doing so, include the bitstream.
19. Click on Launch SDK and wait for it to open.
20. As we have cloned the project, we will already have lab12's Application Project there as well (with all lab12's settings). Same project will work for this project as well. So, let's verify our IP's working.
21. Add the Hardware target and test its connection, when successfully connected Right click on the lab12's application project, go to Debug As and then select Debug Configurations.
22. Double click the Xilinx C/C++ Application (System Debugger) to define the debug configuration for the current run. Check reset the entire system and program FPGA. Leave other settings unchanged.
23. Once the system debugger is launched, type jtagterminal in XSCT Console. This will open the terminal for displaying output messages.
24. Click on the resume button.

25. Terminal window will have these outputs:

```
idfft@ipbonus.sdk - Debug - lab12fft_bsp/ps7_cortexa9_0/libsrc/standalone_v7_0/src/_exit.c - Xilinx SDK
E:\xilinx\SDK2019.1\bin\unwrapped\win64.o\tclsh85.exe
PS Output: 3493.934570 + I-2066.966797, PL Output: 3493.931641 + I-2066.970703
PS Output: 3659.103027 + I-2149.551514, PL Output: 3659.101562 + I-2149.554688
PS Output: 3839.978027 + I-2239.989258, PL Output: 3839.978516 + I-2239.992188
PS Output: 4038.914307 + I-2339.457031, PL Output: 4038.912109 + I-2339.458984
PS Output: 4258.762695 + I-2449.381348, PL Output: 4258.759766 + I-2449.386719
PS Output: 4503.008789 + I-2571.504883, PL Output: 4503.007812 + I-2571.507812
PS Output: 4775.960938 + I-2707.980469, PL Output: 4775.958984 + I-2707.982422
PS Output: 5082.999023 + I-2861.499512, PL Output: 5082.998047 + I-2861.501953
PS Output: 5430.940918 + I-3035.472168, PL Output: 5430.939453 + I-3035.472656
PS Output: 5828.550293 + I-3234.275146, PL Output: 5828.548828 + I-3234.277344
PS Output: 6287.291016 + I-3463.644287, PL Output: 6287.289062 + I-3463.646484
PS Output: 6822.442871 + I-3731.221924, PL Output: 6822.441406 + I-3731.224609
PS Output: 7454.848633 + I-4047.424316, PL Output: 7454.849609 + I-4047.427734
PS Output: 8213.684570 + I-4426.842285, PL Output: 8213.683594 + I-4426.845703
PS Output: 9141.087891 + I-4890.544922, PL Output: 9141.089844 + I-4890.544922
PS Output: 10300.283203 + I-5470.141602, PL Output: 10300.283203 + I-5470.146484
PS Output: 11790.599609 + I-6215.299805, PL Output: 11790.593750 + I-6215.304688
PS Output: 13777.598633 + I-7208.799805, PL Output: 13777.599609 + I-7208.802734
PS Output: 16559.296875 + I-8599.648438, PL Output: 16559.291016 + I-8599.652344
PS Output: 20731.707031 + I-10685.853516, PL Output: 20731.708984 + I-10685.859375
PS Output: 27685.554688 + I-14162.777344, PL Output: 27685.556641 + I-14162.783203
PS Output: 41592.984375 + I-21116.492188, PL Output: 41592.988281 + I-21116.500000
PS Output: 83314.750000 + I-41977.375000, PL Output: 83314.765625 + I-41977.390625

FFT ran successfully!! :)
-----Time Comparison-----
Time for PS: 1112.806152
Time for PL: 90.698463
Acceleration factor: 12.269295
C
Debug Virtual Terminal - ARM Cortex-A9 MPCore #1
```

26. From these outputs we saw that our IP is correctly functioning and we successfully made our first AXI stream based IP using Vivado HLS 2019.1

References and Special Thanks:

[IIITD ECE573 AELD: Lab 10 Part 4: AXI Stream IP via HLS #zedboard #iiitd #iiitdelhi - YouTube](#)

[IIITD ECE573 AELD: Lab 10 Part 5: Microblaze + HLS IP + AXI DMA #zedboard #iiitd #iiitdelhi - YouTube](#)

[Complex numbers in C++ | Set 1 - GeeksforGeeks](#)

[Lab 11 Handout \(google.com\)](#)

[Lab 12 Handout \(google.com\)](#)

Special thanks to Syed sir for helping me solve the complex.h inclusion problem in HLS and for fftSw.c (lab12 code)

Also Special thanks to Sumit sir for AELD and ELD amazing courses

End of Handout

