ELD BONUS PRROJECT HANDOUT

AIM:

Create hardware IP for FFT using HLS tool.


Introduction to project:

We have already implemented 1024 FFT IP on PS as well as on PL in lab12 (on zedboard) using the built-in FFT IP by vivado but now we shall do it using our own custom build FFT IP using HLS Tool. Vivado's High Level Synthesis (HLS) Tool is used to convert C/C++ code into Verilog. Tool can also be used to make IP(s). (HERE WE WILL BE USING THE FFTSw.c FILE CODE USED IN LAB12 OF ELD)

Steps:


PART-1 (CREATION OF FFT IP)

- 1. Open Vivado HLS 2019.1 and create a new project in it.
- Cleck on next -> next -> next. Now select Board as Zedboard (diligent one) and ensure that period=10ns
- 3. Add two files (one is header and other code file) in Source and one in Testbench (mine are fft.h, fft.cpp and ffttb.cpp respectively)
- 4. In header write this code:



(Pls note: here W_real and W_imag and reverse(n) are same as in the attatched fftSw.c file)

5. Now the source main code file would have code as in my fft.cpp:



- 6. No we will insert Directives in the code. Now on the The Directive panel on right side click the FFTipfn of code then select option of insert directive and then select INTERFACE directive and in mode select ap_ctrl_none.
- 7. Simalarly for other elements follow the table:

Element	directive	mode
FFTIN	Interface	axis
FFTOUT	Interface	axis
generateinput	pipeline	-
bitreversal	pipeline	-
generateoutput	pipeline	-

8. Now Testbench file would be:

```
Vivado HLS 2019.1 - fftipeldbonus (C:\Users\animesh21131\fftipeldbonus)
                                                                                                                                                                                                                                                                                                                                            ø
  File Edit Project Solution Window Help
  Debug ⚠ Synthesis ← Analysis
               3 |

#woid FFTipfn_gold(DTYPE FFTIn_R[],DTYPE FFTIn_I[],DTYPE FFTOut_R[],DTYPE FFTOut_I[])

5 {
6 |
                  DTYPE temp_R; /*temporary storage complex variable*/
DTYPE temp_I; /*temporary storage complex variable*/
int i,j; /* loop indexes */
int i_lower; /* Index of lower point in butterfly */
                  // For N-point FFT, there are log2(N) stages for(stage=1; stage<= FFTSTAGES; stage++) {
                        Type here to search
                                                                                                              O 🛱 💿
                                                                                                                                                          🔷 33°C Light rain \land 🖶 ➪ 🔗

₱ Debug Analysis

₱ Debug Analysis

₱ Debug ▶ Synthesis ₱ Analysis

₱ Debug ▶ One Deb
       85
                                // This loop is for all butterflies in a stage that use same W**k // In 4-point FFT, we have two BFs in stage 1 // In 8-point FFT, we have four BFs in stage 1 and two BFs in stage 2 subDFTSize:for(i = j; i < FFTSIZE; i += subDFTSize)
                                    {
    i_lower = i + BFWidth; //index of lower point in butterfly
    temp_R = FFTOut_R[i_lower] * BFWeight_cos - FFTOut_I[i_lower] * BFWeight_cos + FFTOut_R[i_lower] * BFWeight_cos + FFTOut_R[i_lower] * BFWeight_sin;
                                        FFTOut_R[i_lower] = FFTOut_R[i] - temp_R;//- temp_R;
FFTOut_I[i_lower] = FFTOut_I[i] - temp_I;
FFTOut_R[i] = FFTOut_R[i] + temp_I;
FFTOut_I[i] = FFTOut_I[i] + temp_I;
                  int main(){
int fail=0;
FP FFTIN;
 Type here to search
                                                                                                                                                                                                                                                                       33°C ^ ⊕ □ □ A*
  Vivado HLS 2019.1 - fftipeldbonus (C:\Users\animesh21131\fftipeldbon
  File Edit Project Solution Window Help
  Debug Asynthesis 


Analysis

Analysis
 FFTIn_R[i]=0;

FFTIn_I[i]=0;
                                                                                                                                                                                                                                                                                                                                                                85
                        for(int i=0;i<FFTSIZE;i++){
    if(out[i].real()!=FFTOut_Rs[i] || out[i].imag()!=FFTOut_Is[i]){fail=1;printf("Failed at i = %d\n",i);}</pre>
 Type here to search
                                                                                                                                                                                                                                                    → 33°C Light rain へ 🕀 🕬 🔗 NS 25-12-2022
```

- 9. Add FFTipfn as top Function of the Project by going to Synthesis of Project settings under Project tab.
- 10. Now under solution open Solution settings and edit config_export (in General). Set version value as 1.1.1.
- 11. Now Run C Simulation and we will get result as PASSED.

12. Now run the C synthesis and a Synthesis Report will be generated:




13. Now run C/RTL simulation and then export RTL.

PART-2 (Verification OF FFT IP by integrating it with our lab-12)

(Note-I am using my lab-12 eld project of vivado 2019.1 for this part)

- 1. Open Vivado 2019.1 and open the existing project lab12.
- 2. Now go to File->Project->Save as and save it with a new name, say p1.
- 3. Now close the lab12 project and open p1. (Basically, we have cloned our lab12 project in p1)
- 4. Now go to Settings under Project manager.
- 5. Under IP select Repository option. Click on Add (+) and select our HLS project created in previous part. This will add our IP in Vivado's IP catalog.
- 6. Now Open the Block design of this project. There Delete FFT ip and System ILA.
- 7. Now click on add (+) and add our FFTIP (FFTipfn) to the block design.
- 8. Now manually connect the FFTOut of our IP to the S_AXIS_S2MM of AXI DMA IP and FFTIN of our IP to the M_AXIS_MM2S of the AXI DMA IP.
- 9. Also, Connect the aclk of our IP to the s_axi_lite_aclk of AXI DMA IP and the aresetn pin of our IP to the axi_aresetn pin of AXI DMA IP.
- 10. Debug the S_AXIS DATA and M_AXIS_DATA of FFT IP by right clicking and then run connection automation.
- 11. System ILA will be added automatically.
- 12. The block design is now complete.
- 13. Validate your design to check for any missing or incorrect connections.

14. Final Design should look like this:



- 15. Then in the sources tab, right-click on your block design file and select Create HDL Wrapper.
- 16. Click on OK. This step will generate the corresponding Verilog files of your design.
- 17. Now generate the bitstream
- 18. Once the bitstream is generated, "Export Hardware" and while doing so, include the bitstream.
- 19. Click on Launch SDK and wait for it to open.
- 20. As we have cloned the project, we will already have lab12's Application Project there as well (with all lab12's settings). Same project will work for this project as well. So, lets verify our IP's working.
- 21. Add the Hardware target and test its connection, when successfully connected Right click on the lab12's application project, go to Debug As and then select Debug Configurations.
- 22. Double click the Xilinx C/C++ Application (System Debugger) to define the debug configuration for the current run. Check reset the entire system and program FPGA. Leave other settings unchanged.
- 23. Once the system debugger is launched, type jtagterminal in XSCT Console. This will open the terminal for displaying output messages.
- 24. Click on the resume button.

25. Terminal window will have these outputs:

```
### Etyillinx\SDK\2019.1\bin\unwaraped\win64.o\tclsh85t.eve

PS Output: 3493.934570 + 1-2066.966797, PL Output: 3493.931641 + 1-2066.970703
PS Output: 3559.103027 + 1-2149.551514, PL Output: 3559.101562 + 1-2149.554688
PS Output: 4938.914307 + 1-2239.882258, PL Output: 3839.978516 + 1-2239.992188
PS Output: 4938.914307 + 1-2339.457031, PL Output: 4938.912109 + 1-2339.458984
PS Output: 4258.7626955 + 1-2449.3831348, PL Output: 4938.759766 + 1-2449.386719
PS Output: 4569.608789 + 1-2571.504883, PL Output: 4569.807812 + 1-2571.507812
PS Output: 5630.999023 + 1-2361.499512, PL Output: 4569.99847 + 1-2797.982422
PS Output: 5630.999023 + 1-2361.499512, PL Output: 5430.939433 + 1-3635.472168, PL Output: 5430.939433 + 1-3635.472168, PL Output: 5832.598047 + 1-2861.591953
PS Output: 5838.559039 + 1-3234.275146, PL Output: 5430.939433 + 1-33234.277344
PS Output: 5637.940918 + 1-3635.447287, PL Output: 5238.548828 + 1-3234.277344
PS Output: 5637.94181 + 1-3732.127924, PL Output: 5238.48828 + 1-3334.277344
PS Output: 5637.951016 + 1-3463.644287, PL Output: 5238.48828 + 1-3334.277344
PS Output: 5638.254923 + 1-3234.27344, PL Output: 5238.2548289
PS Output: 7454.848633 + 1-4047.424316, PL Output: 5238.444866 + 1-37331.24689
PS Output: 1941.86783 ht 1-4899.544922, PL Output: 14890.544922
PS Output: 1941.86783 ht 1-4899.544922, PL Output: 13777.59669 + 1-6215.34688
PS Output: 13797.598633 + 1-7208.799805, PL Output: 13797.599609 + 1-7208.802734
PS Output: 13797.598633 + 1-7208.799805, PL Output: 13777.599609 + 1-7208.802734
PS Output: 27685.554688 + 1-14162.777344, PL Output: 27685.556641 + 1-34162.783203
PS Output: 27685.554688 + 1-14162.777344, PL Output: 27685.556641 + 1-34162.783203
PS Output: 27685.554688 + 1-34162.777344, PL Output: 27685.556641 + 1-34162.783203
PS Output: 27685.554688 + 1-14162.777344, PL Output: 27685.556641 + 1-34162.783203
PS Output: 27685.554688 + 1-34162.777344, PL Output: 27685.556641 + 1-34162.783203
PS Output: 27685.554688 + 1-34162.777344, PL Output: 27685.556641 + 1-34162.783203
PS Output: 287
```

26. From these outputs we saw that our IP is correctly functioning and we successfully made our first AXI stream based IP using Vivado HLS 2019.1

References and Special Thanks:

IIITD ECE573 AELD: Lab 10 Part 4: AXI Stream IP via HLS #zedboard #iiitd #iiitdelhi - YouTube

<u>IIITD ECE573 AELD: Lab 10 Part 5: Microblaze + HLS IP + AXI DMA #zedboard #iiitd #iiitdelhi - YouTube</u>

Complex numbers in C++ | Set 1 - GeeksforGeeks

Lab 11 Handout (google.com)

Lab 12 Handout (google.com)

Special thanks to Syed sir for helping me solve the complex.h inclusion problem in HLS and for fftSw.c (lab12 code)

The Me (last 2 code)
Also Special thanks to Sumit sir for AELD and ELD amazing courses
End of Handout