

Computer Organization & Design

Hardware/Boftware interface


楼学庆

浙江大学计算机学院

http://10.214.47.99/

Email:hzlou@163.com





联系方式

- 网站:
 - http://10.214.47.99
- 邮箱:
 - □ hzlou@163.com(不收作业)




:00 浙江大学计算机学院

九·一八事变76周年



■ 抗日战争的开始



Computer Organization & Design

第04章: Datapath & Control

楼学庆

http://10.214.47.99/

Email:hzlou@163.com






Chapter 4



Topics: Datapath & Control







The Processor: Datapath

- THE WAS DINNERS
- We rentation of the MIPS
- Simplified to contain only:
 - memory-reference instructions: lw, sw
 - arithmetic-logical instructions: add, sub, and, or, slt
 - control flow instructions: beq, j
- Generic Implementation:
 - use the program counter (PC) to supply instruction address
 - get the instruction from memory
 - read registers
 - use the instruction to decide exactly what








- Unclocked vs. Clocked
- Clocks used in synchronous logic
 - when should an element that contains state be updated?

 cycle time




rising edge





- An edge triggered methodology
- Typical execution:
 - read contents of some state
 elements,
 - send values through some
 combinational logic





Basic elements




Basic logic gate.


□ AND: S=A•B


□ OR : S=A+B

□ NOT: S=~A

| Α | В | A•B | A+B | ~A |
|---|---|-----|-----|----|
| 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 |








浙江大学计算机学院


MUX



■ 多路开关:有若干个输入,由控制端决定那一路输入将输出。







浙江大学计算机学院

Adder




Half adder:

| Α | 0 | 0 | 1 | 1 |
|---|---|---|---|---|
| В | 0 | 1 | 0 | 1 |
| S | 0 | 1 | 1 | 0 |

Full adder: S=A+B

□ Input: A, B, C0. Output: Sum,


| S | = A | | В | ⊕ C | | | | |
|-----------------|-----|--------------|------------------|--------------|------------------|---|---|---|
| Α | 9 | d | + ¹ B | ل | + ⁰ C | Q | 1 | 1 |
| В | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| O | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| S | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| C ₊₁ | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |





浙江大学计算机学院

串行进位加法器

- 4位串行进位加法器: S=A+B
 - □ 各位串行进行。
 - 」同时根据结果产生各种标记状态。








江大学计算机学院

Adder



32-bit Adder




ALU




15

- 算术逻辑运算器ALU: 即运算:
 - □ 5 Operations
 - "Set on less than":
 if A<B then Result=1;
 else Result=0.</pre>

| Operation | Function |
|-----------|----------|
| 000 | And |
| 001 | Or |
| 010 | Add |
| 110 | Sub |
| 111 | SIt |










ALU Control:

- ALU由ALUcontrol控制:
 ALUcontrol由ALUop和指令的低6位(5-0)联合产生ALU控制码。
- □ 这样的好处在于分级控制,对 于用的最多的加、减操作,系 统只需给出两位的ALUop即可。

| ALUop | Operation | Function |
|-------|-----------|----------|
| 10 | 000 | And |
| 10 | 001 | Or |
| 00 | 010 | Add |
| 01 | 110 | Sub |
| 10 | 111 | Slt |








■ ALUop与Func联合对ALU的控制

| ALU | Funct field | | | | | | Operation | ALU | |
|--------|-------------|----|----|----|----|----|-----------|-----|----------|
| ALUOp1 | ALUOp0 | F5 | F4 | F3 | F2 | F1 | F0 | | Function |
| 0 | 0 | X | Χ | Χ | X | X | X | 010 | Add |
| 1 | 1 | Χ | Χ | X | X | X | Χ | 110 | Sub |
| 1 | X | Χ | Χ | 0 | 0 | 0 | 0 | 010 | Add |
| 1 | X | Χ | Χ | 0 | 0 | 1 | 0 | 110 | Sub |
| 1 | X | Χ | Χ | 0 | 1 | 0 | 0 | 000 | And |
| 1 | X | Χ | Χ | 0 | 1 | 0 | 1 | 001 | Or |
| 1 | X | Χ | Χ | 1 | 0 | 1 | 0 | 111 | SetonLT |






ALU Control



ALU控制:

□ ALU由ALUcontrol控制: ALUcontrol由ALUop和指令 的低6位(5-0)联合产生ALU控 制码。

□ 这样的好处在于分级控制,对 于用的最多的加、减操作,<u>系A</u>统只需给出两位的ALUop即可。32





control

zero

Operation

ALU

ALU



浙江大学计算机学院

B


32

Func [5-0]





- Register
 - State element。
 - □ Can be controled by Write signal.




Memory



■ 存储器:

- □ 可分为指令存储器与数据存储器;
- □ 指令存储器设为只读;输入指令地址,输出指令。
- □ 数据存储器可以读写,由MemRead和MemWrite控制。按 地址读出数据输入,或将写数据写入地址所指存储器单元。




Register File



Register File:

- □ 32 32-bit Registers;
- □ Input: 2 32-bit;
- Output: 32-bit data, 32-bit register number;


Register write control.







■ 写寄存器: we still use the real clock to determine when to write







■ 寄存器组有32个32位寄存器, 其功用分配如下表:

| Name | Register number | Usage |
|-----------|-----------------|--|
| \$zero | 0 | the constant value 0 |
| \$at | 1 | reserved for the assembler |
| \$v0-\$v1 | 2-3 | values for results and expression evaluation |
| \$a0-\$a3 | 4-7 | arguments |
| \$t0-\$t7 | 8-15 | temporaries |
| \$s0-\$s7 | 16-23 | saved |
| \$t8-\$t9 | 24-25 | more temporaries |
| \$k0-\$k1 | 26-27 | reserved for the operating system |
| \$gp | 28 | global pointer |
| \$sp | 29 | stack pointer |
| \$fp | 30 | frame pointer |
| \$ra | 31 | return address |


The other elements



Sign Extend:

- □ 将16位的补码表示的有符号立即数,扩展为32位。
- □ 方法: 只需重复符号位即可。


Shift:








Include the functional units we need for



Section 2

Building a











■ Alestract / Simplified View:



Two types of functional units:

- elements that operate on data values (combinational)
- elements that contain state (sequential)








Built using D flip-flops


RegWrite #1 Read Register Read register -Read 32 S number 1 #2 Read Register 0 Register Register 1 M Read 32 → Read data 1 Write Data2 Register n – register Register n Write Read register -Data (Register File) number 2 M ➤ Read data 2





Note: we still use the real clock to determine when to write









Implemente the R type

instruction of the pin











sw \$t0, 200(\$s2)

若\$s2=1000,则将\$t0存入1200为地址的内存单元的一个字







combine the











combine the












Building the Datapath

Use multiplexors to stitch them





- Selecting the operations to perform (ALU, read/write, etc.)
- Controlling the flow of data (multiplexor inputs)
- Information comes from the 32 bits of the instruction



000000 10001 10010 01000



00000

100000 新江人学计算机学院



- e.g., what should the ALU do with this instruction
- Example: lw \$1, 100(\$2)

op rs rt 16 bit offset ALU control input

000 AND


001 OR

010 add

110 subtract


111 set-on-less-than

Why is the code for subtract 110 and not 011?





instruction format:







■与ALU有关的指令

编码 ALUop

- \square sw / 1w 00
- □ beq 0
- □ R-type 10








Must describe hardware to compute 3-bit ALU conrol input


function code for arithmetic















Designing the Main

Control Whit function

- □ ALU op (2)
- □ other control signals (p. 359)
 - 4 Mux
 - 3 R/W






| Instruction | RegDst | ALUSrc | Memto- Reg | _ | | | Branch | ALUOp1 | ALUp0 |
|-------------|--------|--------|---------------|-----|---|---|--------|--------|-------|
| R-format | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| lw | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| SW | X | 1 | X | 0 | 0 | 1 | | 0 | 0 |
| | X X | 1 | | 0 | 0 | 1 | 0 | 0 | 4 |
| beq | X | 0 | l X | 1 0 | 0 | 0 | 1 1 | 0 | 1 1 |

46








Simple combinational logic (truth tables)

R-type

1w 35

sw 43

beq 4





浙江大学计算机学院






instruction format

- j Label
 op=2 26 bits address
- Implementation










- Strouger is combinational
- We wait for everything to settle down, and the right thing to be done
 - ALU might not produce right answer?right away
 - we use write signals along with clock to determine with to combinational logic element 2
- Cycle time determined by length of the longest path



We are ignoring some details like setup and hold times






Implementation suming negligible delays except:


memory (2ns), ALU and adders (2ns), register file access (1ns) Add ALI Add result Shift RegWrite left 2 Instruction [25-21] Read register 1 Read MemWrite Read data 1 address Instruction [20-16] Read **ALUSro** MemtoRea register 2 Zero Instruction Read ALU ALU [31-0] Write data 2 Read Address result register М data Instruction Instruction [15-11] u X Write memory Registers 0 Data Write memory data Sign Instruction [15-0] extend ALU MemRead Instruction [5-0] **ALUOp**





- Single Cycle Problems:
 - what if we had a more complicated instruction like floating point?
 - wasteful of area
- One Solution:
 - □ use a 撈maller?cycle time
 - numbers of cycles
 a 撘upc Address Memory Instruction or data Memory data register # Regi






combine the










Building the Datapath

Use multiplexors to stitch them





- Selecting the operations to perform (ALU, read/write, etc.)
- Controlling the flow of data (multiplexor inputs)
- Information comes from the 32 bits of the instruction



Example:

add \$8, \$17, \$18 Instruction Format:

000000 10001 10010 01000

00000 100000

op rs rt rd shamt funct

ALU's operation based on instruction type and function code




e.g., what should the ALU do with this instruction

Example: lw \$1, 100 (\$2) rs rt 16 bit offset qo ALU control input 000 AND 001 OR 010 add 110 subtract 111 set-on-less-than Why is the code for subtract 110 and not 011?



instruction format:








■与ALU有关的指令

编码 ALUop

- \square sw / 1w 00
- □ beq 01
- □ R-type 10










Must describe hardware to compute 3-bit ALU conrol input

function code for arithmetic


















Designing the Main

Control Whit function

- □ ALU op (2)
- □ other control signals (p. 359)
 - 4 Mux
 - 3 R/W





| Instruction | RegDst | ALUSrc | Memto- Reg | | | | Branch | ALUOp1 | ALUp0 |
|-------------|--------|--------|---------------|---|---|---|--------|--------|-------|
| R-format | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| lw | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| SW | Х | 1 | Х | 0 | 0 | 1 | 0 | 0 | 0 |
| beq | X | 0 | X | 0 | 0 | 0 | 1 | 0 | 1 |




Simple combinational logic (truth tables)

R-type

1w 35

sw 43

beq 4








instruction format

- j Label
 op=2 26 bits address
- Implementation






Our Simple Control



- Structure is combinational
- We wait for everything to settle down, and the right thing to be done
 - □ ALU might not produce right answer?right away
 - we use write signals along with clock to determine when to write
- Cycle time determined by length of the longest path



We are ignoring some details like setup and hold times

##





Implementation suming negligible delays except:

memory (2ns), ALU and adders (2ns), register file access (1ns) Add ALI Add result Shift RegWrite left 2 Instruction [25-21] Read register 1 Read MemWrite Read data 1 address Instruction [20-16] Read **ALUSro** MemtoRea register 2 Zero Instruction Read ALU ALU [31-0] Write data 2 Read Address result register М data Instruction Instruction [15-11] u X Write memory Registers 0 Data Write memory data Sign Instruction [15-0] extend ALU MemRead Instruction [5-0] **ALUOp**






- Single Cycle Problems:
 - what if we had a more complicated instruction like floating point?
 - □ wasteful of area
- One Solution:
 - use a smaller cycle time
 - have different instructions take different numbers of cycles





- We will be reusing functional units
 - a ALU used to compute address and to increment PC
 - Memory used for instruction and data
- Our control signals will not be determined soley by instruction
 - e.g., what should the ALU do for a subtract instruction?
- We will use a finite state machine for control






Review: finite state



machines:

- □ a set of states
- next state function (determined by current state and the input)
- output function (determined by current



浙江大学计算机学院






- Break up the instructions into steps, each step takes a cycle
 - balance the amount of work to be done
 - restrict each cycle to use only one major functional unit
- At the end of a cycle
 - store values for use in later
 cycles (easiest thing to do)
 - introduce additional internal
 registers







a Multicycle datapath













■ PC 的改变方式

```
pc = pc + 4

beq: pc = pc + offset * 4

pc = pc + offset * 4


pc = pc<sub>31-28</sub> + IR<sub>25-0</sub> << 2</pre>
```

seq: pc = pc + 4

beq: pc = pc + offset * 4

j $pc = pc_{31-28} + IR_{25-0} << 2$









82

- Instruction Fetch
- Instruction Decode and Register Fetch
- Execution, Memory Address Computation, or Branch Completion
- Memory Access or R-type instruction completion
- Write-back step

算在 12:53:00






- Estcho get instruction and put it in the Instruction Register.
- Increment the PC by 4 and put the result back in the PC.
- Can be described succinctly using RTL "Register-Transfer Language"

```
IR = Memory[PC];
PC = PC + 4;
```

Can we figure out the values of the control signals?

What is the advantage of updating the PC now?



Step 2: Instruction



Decode and Register Fetch Read registers rs and rt in case we

- Read registers rs and rt in case we need them
- Compute the branch address in case the instruction is a branch

RTL:

```
A = Reg[IR[25-21]];
B = Reg[IR[20-16]];
ALUOut = PC + (sign-extend(IR[15-0]) << 2);</pre>
```

We aren't setting any control lines based on the instruction type

(we are busy "decoding" it in our





- dependent ming one of three functions, based on instruction type
- Memory Reference (lw / sw):
 ALUOut = A + sign-extend(IR[15-0]);
- R-type:
 ALUOut = A op B;
 Branch:

if (A==B) PC = ALUOut;

jump:

pc = pc31-28 + IR25-0 << 2

Step 4 (R-type or memory

PECCES and stores access memory

MDR = Memory[ALUOut];

or

Memory[ALUOut] = B;

R-type instructions finish

Reg[
$$IR[15-11]$$
] = ALUOut;

The write actually takes place at the end of the cycle on the edge

12:53:00





■ lw

□ Reg[IR[20-16]] = MDR;

What about all the other instructions?

Summary:



| Step name | Action for R-type instructions | Action for memory-reference instructions | Action for branches | Action for jumps |
|--|---|--|--------------------------------|-------------------------------------|
| Instruction fetch | | IR = Memory[PC] PC = PC + 4 | | |
| Instruction decode/register fetch | A = Reg [IR[25-21]] B = Reg [IR[20-16]] ALUOut = PC + (sign-extend (IR[15-0]) << 2) | | | |
| Execution, address computation, branch/jump completion | ALUOut = A op B | ALUOut = A + sign-extend (IR[15-0]) | if (A ==B) then PC = ALUOut | PC = PC [31-28] II (IR[25-0]<<2) |
| Memory access or R-type completion | Reg [IR[15-11]] = ALUOut | Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B | | |
| Memory read completion | | Load: Reg[IR[20-16]] = MDR | | |





How many cycles will it take to execute this code?

```
lw $t2, 0($t3)
lw $t3, 4($t3)
beq $t2, $t3, Label #assume not
add $t5, $t2, $t3
sw $t5, 8($t3)
```

Label: ...


What is going on during the 8th cycle of execution?

In what cycle does the actual addition of \$t2 and \$t3 takes place?





- Value of control signals is dependent upon:
 - what instruction is being executed
 - □ which step is being performed
- Use the information were accumulated to specify a finite state machine
 - specify the finite state machine graphically, or
 - □ use microprogramming
- Implementation can be derived from specification



Computer Organization & Design

第02章: MIPS Instruction Set

楼学庆

http://10.214.47.99/

Email:hzlou@163.com





意经是是我

第05章:网络攻击技术

§ 5.1: 网络攻击概述



意经是是我

第05章:网络攻击技术

§: 本章小结



意经色线线

第05章:网络攻击技术

§: 思考题



