## Post-lap

Experiment No. 2 - Comparators, Adders, and Subtractors

- \*Student name: Abdulrahman shaheen.
- \* ID#: 1211753.
- \* Instructor Name: Dr. Qadri Mayyala
- \* Date: 4/12/2023.
- \* Section: 2.

## Q1) Design 8-bit BCD adder.





Fig: B - Bit BCD Adder

## Q2) Design 8-bit comparator using 2 of 4-bit comparator.



Q3) A 4-inputs, 3-outputs circuit that compares 2-bit unsigned numbers and outputs a '1' on one of three output lines according to whether the first number is greater than, equal to, or less than the other number. You can only use two 4×1 multiplexer.

Truth Table of 2-Bit Magnitude Comparator

INPUT				OUTPUT		
<b>A1</b>	<b>A</b> 0	<b>B1</b>	В0	A>B	A=B	A <b< th=""></b<>
О	0	0	0	О	1	0
О	0	О	1	О	0	1
О	0	1	0	О	0	1
О	0	1	1	О	0	1
О	1	О	0	1	0	0
O	1	О	1	О	1	0
О	1	1	0	О	0	1
О	1	1	1	0	0	1
1	0	О	0	1	0	0
1	0	О	1	1	0	0
1	0	1	0	О	1	О
1	0	1	1	О	0	1
1	1	О	0	1	0	0
1	1	О	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

