




### 3) Flow Chart



# Overall Circuit Diagram:



# RTL View Overall Circuit Diagram



Overall coding:

```

1 module TTC(LED1, LED2, decoout1, decoout2, LED_invalid, p1, p2, restart, reset, clock);
2 input [0:8] p1, p2;
3 input restart, reset, clock;
4 output [0:8] LED1, LED2;
5 output [0:6] decoout1, decoout2;
6 output LED_invalid;
7 wire win_out1, win_out2, inval_out, draw_out, enP1, enP2;
8
9 datapath DataP (LED1, LED2, decoout1, decoout2, win_out1, win_out2, inval_out, draw_out, p1, p2, enP1, enP2, reset, restart);
10 FSM SMachine (clock, restart, reset, inval_out, win_out1, win_out2, draw_out, enP1, enP2, LED_invalid);
11
12 endmodule

```


Clock Divider Submodule Coding:

```

1 module C1k_Div(c1k_out,c1k);
2 input clk;
3 output reg c1k_out;
4
5 reg[24:0] count;
6
7 always @(posedge clk) begin
8
9     if (count == 25000000) begin
10        c1k_out <= ~c1k_out;
11        count <= 0;
12    end else
13        count <= count+1;
14
15 end
16
17 endmodule

```

# datapath diagram:



# Verilog Coding for Datapath Top Module:

```
1 module datapath (LED1, LED2, decoout1, decoout2, win_out1, win_out2, inval_out, draw_out, p1, p2, en1, en2, reset, restart);
2   input [0:8] p1, p2;
3   input en1, en2, reset, restart;
4   output [0:8] LED1, LED2;
5   output [0:6] decoout1, decoout2;
6   output inval_out, draw_out, win_out1, win_out2;
7   wire [1:0] counter_out1, counter_out2;
8
9   invalid_check invalchecker (p1, p2, inval_out);
10  winner_case win (p1, p2, win_out1, win_out2);
11  Draw drawcheck (draw_out, p1, p2);
12  Score_Counter SCount1 (counter_out1, en1, reset);
13  Score_Counter SCount2 (counter_out2, en2, reset);
14  decoder2to7 dec27_1 (decoout1, counter_out1);
15  decoder2to7 dec27_2 (decoout2, counter_out2);
16  LED_Disp LED_OP (p1, p2, restart, LED1, LED2);
17
18 endmodule
```

## invalid checker submodule coding

```
1 module invalid_check(p1,p2,s);
2   input [0:8] p1,p2;
3   output reg s;
4
5   always @* begin
6     if(p1[0]==1'b1 && p2[0]==1'b1) s = 1'b1; //invalid input in position [0]
7     else if(p1[1]==1'b1 && p2[1]==1'b1) s = 1'b1; //invalid input in position [1]
8     else if(p1[2]==1'b1 && p2[2]==1'b1) s = 1'b1; //invalid input in position [2]
9     else if(p1[3]==1'b1 && p2[3]==1'b1) s = 1'b1; //invalid input in position [3]
10    else if(p1[4]==1'b1 && p2[4]==1'b1) s = 1'b1; //invalid input in position [4]
11    else if(p1[5]==1'b1 && p2[5]==1'b1) s = 1'b1; //invalid input in position [5]
12    else if(p1[6]==1'b1 && p2[6]==1'b1) s = 1'b1; //invalid input in position [6]
13    else if(p1[7]==1'b1 && p2[7]==1'b1) s = 1'b1; //invalid input in position [7]
14    else if(p1[8]==1'b1 && p2[8]==1'b1) s = 1'b1; //invalid input in position [8]
15    else s = 1'b0; //for p1[x] != p2[x] & p1[x]=0 and p2[x]=0
16
17  end
18 endmodule
```

## Winner submodule Coding:

```
1 module winner_case(p1,p2,s1,s2); //p1=player1, p2=player2, s=result
2   input[0:8] p1,p2; //9 position, 0-2 from top left to right, 3-5 from middle left to right, 6-8 from bottom left to right
3   output reg s1,s2;
4
5   always @(*)
6   begin
7
8     //start with 00, so winner not decided before the game
9
10    casex(p1)//case for player 1
11      9'b111xxxxx: s1 = 1'b1; //rows
12      9'bxxx111xxx: s1 = 1'b1; //rows
13      9'bxxxxxx111: s1 = 1'b1; //rows
14      9'bxx1xx1xx1: s1 = 1'b1; //columns
15      9'bxx1xx1xx1: s1 = 1'b1; //columns
16      9'b1xx1xx1xx: s1 = 1'b1; //columns
17      9'bxx1lx1xx1: s1 = 1'b1; //diagonals
18      9'b1xxx1xxx1: s1 = 1'b1; //diagonals
19      default: s1 = 1'b0;
20    endcase
21
22    casex(p2)//case for player 2
23      9'b111xxxxx: s2 = 1'b1; //rows
24      9'bxxx111xxx: s2 = 1'b1; //rows
25      9'bxxxxxx111: s2 = 1'b1; //rows
26      9'bxx1xx1xx1: s2 = 1'b1; //columns
27      9'bxx1xx1xx1: s2 = 1'b1; //columns
28      9'b1xx1xx1xx: s2 = 1'b1; //columns
29      9'bxx1lx1xx1: s2 = 1'b1; //diagonals
30      9'b1xxx1xxx1: s2 = 1'b1; //diagonals
31      default: s2 = 1'b0;
32    endcase
33  end
34
35 endmodule
```

# Verilog Coding for Draw Submodule:

```
abc Draw.v x Compilation Report - Draw x
File Edit View Insert Options Tools Help
1 module Draw (draw,p1,p2);
2 input [0:8] p1, p2;
3 output reg draw;
4
5 always @(draw)
6 if (
7     (p1[0] & p2[0]) &
8     (p1[1] & p2[1]) &
9     (p1[2] & p2[2]) &
10    (p1[3] & p2[3]) &
11    (p1[4] & p2[4]) &
12    (p1[5] & p2[5]) &
13    (p1[6] & p2[6]) &
14    (p1[7] & p2[7]) &
15    (p1[8] & p2[8])
16 )
17     draw <= 1;
18 else
19     draw <=0;
20
21 endmodule
```

# Score Counter Submodule Coding:

```
abc Score_Counter.v* x Compilation Report - Score_Counter x
File Edit View Insert Options Tools Help
1 module Score_Counter (score,en,reset);
2 input en, reset;
3 output reg [1:0] score;
4
5 always@(negedge reset or posedge en)
6
7     if (reset==0)
8         score <= 2'b00;
9     else if (en==1)
10        score <= score + 2'b01;
11
12 endmodule
```


# 7 Seg Decoder Sub module Coding :

```
abc decoder2to7.v x Compilation Report - decoder2to7 x
File Edit View Insert Options Tools Help
1 module decoder2to7 (d0,m); //d0=display, m=input
2 input[1:0] m;
3 output reg[0:6] d0;
4
5 always @ *
6
7     case (m)
8         2'b00: d0=7'b0000001;//0
9         2'b01: d0=7'b1001111;//1
10        2'b10: d0=7'b0010010;//2
11        2'b11: d0=7'b0000110;//3
12
13    endcase
14
15 endmodule
```

# LED Display Submodule Coding:

```
1 module LED_Displ (P1, P2, clr, LED1, LED2);
2   input [0:8] P1, P2;
3   input clr;
4   output [0:8] LED1, LED2;
5
6   /* LED Position:
7    [0] [1] [2]
8    [3] [4] [5]
9    [6] [7] [8]*/
10
11  assign LED1 = (clr == 0) ? 9'b0 : P1;
12  assign LED2 = (clr == 0) ? 9'b0 : P2;
13
14 endmodule
```

# FSM State Diagram:



# Next State Table:

Present State	invalid	win1	win2	draw	restart	Next State	LED invalid	enP1	enP2
invalid P1	1	0	0	0	0	invalid P1	1	0	0
	0	0	0	0	0	invalid P2	0	0	0
invalid P2	1	0	0	0	0	invalid P2	1	0	0
	0	0	0	0	0	Win	0	0	0
Win	0	1	0	0	0	restart game	0	1	0
	0	0	1	0	0		0	0	1
	0	0	0	0	0	Draw	0	0	0
Draw	0	0	0	1	0	restart game	0	0	0
	0	0	0	0	0	invalid P1	0	0	0
restart game	0	0	0	0	1	restart game	0	0	0
	0	0	0	0	0	invalid P1	0	0	0

# State Encoding:

Present State	invalid	win1	win2	draw	restart	Next State	LED invalid	enP1	enP2
000	1	0	0	0	0	000	1	0	0
	0	0	0	0	0	001	0	0	0
001	1	0	0	0	0	001	1	0	0
	0	0	0	0	0	010	0	0	0
010	0	1	0	0	0	100	0	1	0
	0	0	1	0	0		0	0	1
	0	0	0	0	0	011	0	0	0
011	0	0	0	1	0	100	0	0	0
	0	0	0	0	0	000	0	0	0
100	0	0	0	0	1	100	0	0	0
	0	0	0	0	0	000	0	0	0

invalid P1: 000

invalid P2: 001

Win : 010

Draw : 011

Restart game: 100



\* FSM is sequential circuit as output depends on current input & past states. Clock input is required

# FSM Coding:

```
1 module FSM(clock, restart, reset, invalid, win1, win2, draw, enP1, enP2, LED_invalid);
2 reg [2:0] now_state,next_state;
3 input clock, restart, reset, invalid, win1, win2, draw;
4 output reg enP1, enP2, LED_invalid;
5 wire clk_out;
6
7 parameter invalid_P1 = 3'b000;
8 parameter invalid_P2 = 3'b001;
9 parameter Win = 3'b010;
10 parameter Draw = 3'b011;
11 parameter Restart_game = 3'b100;
12
13 Clk_Div Adjusted_clock (clk_out,clock);
14
15 always@(posedge clk_out or negedge reset)
16 if (reset == 0) begin
17     now_state <= invalid_P1;
18 end else
19     now_state <= next_state;
20
21 always@ (now_state, invalid, win1, win2, draw, restart)
22 case (now_state)
23 //INVALID P1
24     invalid_P1 : begin
25         if ( (invalid == 1) && (restart == 0) )
26             LED_invalid <= 1'b0;
27         else if ( (invalid == 1) && (restart == 1) ) begin
28             next_state <= invalid_P1;
29             LED_invalid <= 1'b1;
30         end else begin
31             next_state <= invalid_P2;
32             LED_invalid <= 1'b0;
33         end
34     end
35
36 //INVALID P2
37     invalid_P2 : begin
38         if ( (invalid == 1) && (restart == 0) )
39             LED_invalid <= 1'b0;
40         else if ( (invalid == 1) && (restart == 1) )begin
41             next_state <= invalid_P2;
42             LED_invalid <= 1'b1;
43         end else
44             next_state <= Win;
45             LED_invalid <= 1'b0;
46     end
47
48 //Win
49     Win: begin
50         if (win1 == 1) begin
51             next_state <= Restart_game;
52             enP1 <= 1'b1;
53         end else if (win2 == 1) begin
54             next_state <= Restart_game;
55             enP2 <= 1'b1;
56         end else begin
57             next_state <= Draw;
58             enP1 <= 1'b0;
59             enP2 <= 1'b0;
60         end
61     end
62
63 //DRAW
64     Draw: begin
65         if (draw == 1)
66             next_state <= Restart_game;
67         else
68             next_state <= invalid_P1;
69     end
70
71 //Restart game
72     Restart_game: begin
73         if (restart == 0) begin
74             next_state <= invalid_P1;
75             enP1 <= 1'b0;
76             enP2 <= 1'b0;
77         end
78         else
79             next_state <= Restart_game;
80     end
81
82     default: next_state <= invalid_P1;
83 endcase
84
85 endmodule
```

# Overall System Simulation Waveform:

\* Our simulation inputs is based on this game:



\* Yellow Highlighted part show that LED Display lights up according to input by players


\* Blue Highlighted part show that Player 1 Score increase from 0 to 1 when Player 1 Win

# Clock Divider Submodule Simulation Waveform




\* ModelSim cannot produce period for 50MHz

Datapath Simulation Results of Tic Tac Toe Game when P1 wins:




Invalid checker submodule Simulation Results:


Non invalid case:



All 0 case:



Invalid case:



## Winner Submodule Simulation Results:

Game not started case:

Horizontal win case (P1) & Vertical win case (P2):

Diagonal win case:

## Simulation of Real Tic Tac Toe Game:

## Draw Submodule Simulation Results:

When Game not played yet:

Name	Value	0 ps	80,0 ns	160,0 ns	240,0 ns	320,0 ns	400,0 ns	480,0 ns	560,0 ns	640,0 ns	720,0 ns	800,0 ns	880,0 ns	960,0 ns
draw	0	0 ps	0 ps											
p1	B 00000000								00000000					
p2	B 00000000								00000000					

When Game not ended yet:

Name	Value	0 ps	80,0 ns	160,0 ns	240,0 ns	320,0 ns	400,0 ns	480,0 ns	560,0 ns	640,0 ns	720,0 ns	800,0 ns	880,0 ns	960,0 ns
draw	0	0 ps	0 ps											
p1	B 10000000							10000000						
p2	B 01000000							01000000						

When one player (p1) wins:

Name	Value	0 ps	80,0 ns	160,0 ns	240,0 ns	320,0 ns	400,0 ns	480,0 ns	560,0 ns	640,0 ns	720,0 ns	800,0 ns	880,0 ns	960,0 ns
draw	0	0 ps	0 ps											
p1	B 11101000							11101000						
p2	B 00000110							00000110						

When game ends in draw:

Name	Value	0 ps	80,0 ns	160,0 ns	240,0 ns	320,0 ns	400,0 ns	480,0 ns	560,0 ns	640,0 ns	720,0 ns	800,0 ns	880,0 ns	960,0 ns
draw	1	0 ps	0 ps											
p1	B 11001111							110011110						
p2	B 00110000							001100001						


## Score Counter Submodule Simulation Results:

Name	Value	0 ps	80,0 ns	160,0 ns	240,0 ns	320,0 ns	400,0 ns	480,0 ns	560,0 ns	640,0 ns	720,0 ns	800,0 ns	880,0 ns	960,0 ns
en	0	0 ps	0 ps											
reset	1	0 ps												
score	B 00	( 00 )	X	( 01 )	X	( 10 )	X	( 00 )	X	( 01 )	X	( 10 )	X	11

Counter count upward from 0 when en = HIGH,

resets counting back to 0 when reset = LOW.

# 7 Seg Decoder Submodule Simulation Results:




# LED Display Submodule Simulation Results:




# FSM Simulation Waveform:


Idle State:




Draw State:



Invalid Input P1 / P2: (LED\_invalid light up)




P1 Win State: (enP1 is HIGH)



Small delay before enP1 = 1 because FSM is


Mealy machine (output depend on input & present state) & is prone to false output generally found in Mealy machine although non-blocking assignment " $<=$ " is used.

## P2 Win State: (enP2 is HIGH)




Same explanation as P1 Win State

Reset = 0 (activated) State & Overwrite Win1 & Win 2 input to Reset Score:




Restart = 0 (activated) & Overwrite invalid input since all LED turn off:





# FPGA Results:


Idle State:




When Input P1 is entered, LED turn on:





# Invalid Input:





# When PI Win 1st Time:




P1 Win 2nd Time:




When P1 Win 3rd Time:




When Restart Button Pressed:



When Reset Button Pressed:



Best of 3 Game where P2 Win:



Draw:

