



On the performance of a highly-scalable Computational Fluid Dynamics code on AMD, ARM and Intel processor-based HPC systems[☆]



Pablo Ouro^{a,b,*}, Unai Lopez-Novoa^c, Martyn F. Guest^d

^a School of Mechanical, Aerospace and Civil Engineering, University of Manchester, Manchester, M13 9PL, UK

^b Hydro-environmental Research Centre, School of Engineering, Cardiff University, Cardiff, CF24 3AA, UK

^c Department of Computer Languages and Systems, University of the Basque Country, Spain

^d Advanced Research Computing, Cardiff University, Cardiff, UK

ARTICLE INFO

Article history:

Received 5 November 2020

Received in revised form 14 June 2021

Accepted 14 July 2021

Available online 22 July 2021

Keywords:

HPC

CFD

ARM ThunderX2

AMD EPYC-Rome

Intel Skylake

Performance evaluation

Massively parallel implementation

ABSTRACT

No area of computing is hungrier for performance than High Performance Computing (HPC), the demands of which continue to be a major driver for processor performance and adoption of accelerators, and also advances in memory, storage, and networking technologies. A key feature of the Intel processor domination of the past decade has been the extensive adoption of GPUs as coprocessors, whilst more recent developments have seen the increased availability of a number of CPU processors, including the novel ARM-based chips. This paper analyses the performance and scalability of a state-of-the-art Computational Fluid Dynamics (CFD) code on two HPC cluster systems: Hawk, equipped with AMD EPYC-Rome (EPYC, 4096 cores) and Intel Skylake (SKL, 8000 cores) processors and Infiniband EDR interconnect; and Isambard, equipped with ARM-based Marvell ThunderX2 (TX2, 8192 cores) and a Cray Aries interconnect. The code Hydro3D was analysed in three benchmark cases with increasing level of numerical complexity, namely lid-driven cavity flow using 4th-order central-differences, Taylor-Green vortex solved with a 5th-order WENO scheme, and a travelling solitary wave computed using the level-set method and WENO; in problem sizes designed with larger computation-to-communication ratio on a single or multiple nodes. Our results show that the EPYC cluster delivers the best code performance for all the setups under consideration. In the first two benchmarks, the SKL cluster demonstrates faster computing times than the TX2 system, whilst in the solitary wave simulations, the TX2 cluster achieves good scalability and similar performance to the EPYC system, both improving on that obtained with the SKL cluster. These results suggest that while the Intel SKL cores deliver the best strong scalability, the associated cluster performance is lower compared to the EPYC system. The TX2 cluster performance is promising considering its recent addition to the HPC portfolio.

© 2021 Elsevier B.V. All rights reserved.

1. Introduction

The ability to perform large-scale simulations of turbulent flows has often been restricted by the available capacity of High-Performance Computing (HPC) facilities and the inherent limitations in the performance of the associated processors. HPC-driven turbulence research has enabled new insights into fundamental theory [1], and enabled engineers to build digital environments as virtual representations of physical processes in fields such as

hydraulics, environmental turbulent flows, or offshore renewable energy [2–4].

For almost two decades, processor clock frequencies have been increasing at very modest rates, favouring the adoption of multi-core CPUs with increasingly complex memory hierarchies. Even if this approach has delivered double, four, eight or more times the attainable Flop/s in a chip, rarely is this accompanied by a similar improvement in memory bandwidth, in practice the main bottleneck for Computational Fluid Dynamics (CFD) codes given their memory bound characteristics. This was already foreseen in 2003, when the rate of increase in CPU performance still followed Moore's law, by Jiménez [5] who pointed out that for CFD, memory bandwidth is as limiting a resource as computing power. Following the widespread adoption of GPUs as compute platforms over the past decade, an increasing variety of chip architectures are now available for developers to improve the performance of massively

[☆] The review of this paper was arranged by Prof. David W. Walker.

* Corresponding author at: School of Mechanical, Aerospace and Civil Engineering, University of Manchester, Manchester, M13 9PL, UK.

E-mail addresses: pablo.ouro@manchester.ac.uk (P. Ouro), unai.lopez@ehu.es (U. Lopez-Novoa), GuestMF@cardiff.ac.uk (M.F. Guest).