Z80[™]-PIO Z80[™]A-PIO



Product Specification

The Zilog Z-80 product line is a complete set of microcomputer components, development systems and support software. The Z-80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z-80 Parallel I/O (PIO) Interface Controller is a programmable, two port device which provides TTL compatible interfacing between peripheral devices and the Z80-CPU. The Z80-CPU configures the Z80-PIO to interface with standard peripheral devices such as tape punches, printers, keyboards, etc.

Byte bidirectional bus (available on Port A only) Bit Mode

- Programmable interrupts on peripheral status conditions.
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- Eight outputs are capable of driving Darlington transistors.
- All inputs and outputs fully TTL compatible.

Structure

- N-Channel Silicon Gate Depletion Load technolopio Product
- 40 Pin DIP
- Single 5 volt supply
- Single phase 5 volt clock
- Two independent 8-bit bidirectional peripheral in PIO Product ports with "handshake" data transfer control

PIO Architecture

1977 Zilog Z80 Specby Marcus 1977 Zilog Z80

SpecBennett


ock diagram of the Z80-PIO is shown in figure 1. rnal structure of the Z80-PIO consists of a J bus interface, internal control logic, Port A I/O ort B I/O logic, and interrupt control logic. A pplication might use Port A as the data transfer and Port B for the status and control monitoring.

ort I/O logic is composed of 6 registers with "handshake" control logic as shown in figure 2. The registers include: an 8-bit input register, an 8-bit output register, a 2-bit mode control register, an 8-bit mask register, an 8-bit input/output select register, and a 2-bit mask control register. The last three registers are used only when the port has been programmed to operate in the bit mode.

Features

- Interrupt driven "handshake" for fast response
- Any one of the following modes of operation may be selected for either port:

Byte output Byte input



Register Description

Mode Control Register—2 bits, loaded by CPU to select the operating mode: byte output, byte input, byte bidirectional bus or bit mode.

Data Output Register—8 bits, permits data to be transferred from the CPU to the peripheral.


Data Input Register-8 bits, accepts data from the peripheral for transfer to the CPU.

Mask Control Register—2 bits, loaded by the CPU to specify the active state (high or low) of any peripheral device


interface pins that are to be monitored and, if an interrupt should be generated when all unmasked pins are active (AND condition) or, when any unmasked pin is active (OR condition).

Mask Register—8 bits, loaded by the CPU to determine which peripheral device interface pins are to be monitored for the specified status condition.

Input/Output Select Register—8 bits, loaded by the CPU to allow any pin to be an output or an input during bit mode operation.



Z80-PIO Pin Description



D_7-D_0	Z80-CPU Data Bus (bidirectional, tristate)
B/A Sel	Port B or A Select (input, active high)
C/D Sel	Control or Data Select (input, active high)
CE	Chip Enable (input, active low)
Φ	System Clock (input)

M1	Machine Cycle One Signal from CPU (input,
	active low)

IORQ	Input/Output Request from Z80-CPU (input,
	optivo lovy)

priority interrupt control.

INT	Interrupt Request (output, open drain, activ	ve
	low)	

$A_0 - A_7$	Port A	Bus	(bidirectional,	tristate))


(input, active low)

B RDY Register B Ready (output, active high)

Timing Waveforms

OUTPUT MODE


An output cycle is always started by the execution of an output instruction by the CPU. The \overline{WR} pulse from the CPU latches the data from the CPU data bus into the selected port's output register. The write pulse sets the ready flag after a low going edge of Φ , indicating data is available. Ready stays active until the positive edge of the strobe line is received indicating that data was taken by the peripheral. The positive edge of the strobe pulse generates an \overline{INT} if the interrupt enable flip flop has been set and if this device has the highest priority.



 $WR* = \overline{RD} \cdot CE \cdot \overline{C/D} \cdot IORQ$

INPUT MODE


When \overline{STROBE} goes low data is loaded into the selected port input register. The next rising edge of strobe activates \overline{INT} if interrupt enable is set and this is the highest priority requesting device. The following falling edge of Φ resets Ready to an inactive state, indicating that the input register is full and cannot accept any more data until the CPU completes a read. When a read is complete the positive edge of \overline{RD} will set Ready at the next low going transition of Φ . At this time new data can be loaded into the PIO.



 $RD* = RD \cdot CE \cdot \overline{C/D} \cdot IORQ$ MODE 1 (INPUT) TIMING

BIDIRECTIONAL MODE


This is a combination of modes 0 and 1 using all four handshake lines and the 8 Port A I/O lines. Port B must be set to the Bit Mode. The Port A handshake lines are used for output control and the Port B lines are used for input control. Data is allowed out onto the Port A bus only when \overline{A} STB is low. The rising edge of this strobe can be used to latch the data into the peripheral.



BIT MODE

The bit mode does not utilize the handshake signals and a normal port write or port read can be executed at any time. When writing, the data will be latched into the output registers with the same timing as the output mode.


When reading the PIO, the data returned to the CPU will be composed of output register data from those port data lines assigned as outputs and input register data from those port data lines assigned as inputs. The input register will contain data which was present immediately prior to the falling edge of RD. An interrupt will be generated if interrupts from the port are enabled and the data on the port data lines satisfy the logical equation defined by the 8-bit mask and 2-bit mask control registers.



* Timing Diagram Refers to Bit Mode Read.

INTERRUPT ACKNOWLEDGE


During MI time, peripheral controllers are inhibited from changing their interrupt enable status, permitting the INT Enable signal to ripple through the daisy chain. The peripheral with IEI high and IEO low during INTA will place a preprogrammed 8-bit interrupt vector on the data bus at this time. IEO is held low until a return from interrupt (RETI) instruction is executed by the CPU while IEI is high. The 2-byte RETI instruction is decoded internally by the PIO for this purpose.



RETURN FROM INTERRUPT CYCLE

If a Z80 peripheral device has no interrupt pending and is not under service, then its IEO=IEI. If it has an interrupt under service (i.e., it has already interrupted and received an interrupt acknowledge) then its IEO is always low, inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO will be low unless an "ED" is decoded as the first byte of a two byte opcode. In this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go low. If the second byte of the opcode was a "4D" then the opcode was an RETI instruction.

After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service will have its IEI high and its IEO low. This device is the highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have IEI=IEO. If the next opcode byte decoded is "4D", this peripheral device will reset its "interrupt under service" condition.



PIO Programming


LOAD INTERRUPT VECTOR

The Z80-CPU requires an 8-bit interrupt vector be supplied by the interrupting device. The CPU forms the address for the interrupt service routine of the port using this vector. During an interrupt acknowledge cycle the vector is placed on the Z-80 data bus by the highest priority device requesting service at that time. The desired interrupt vector is loaded into the PIO by writing a control word to the desired port of the PIO with the following format.

D7	D6	D5	D4	D3	D2	Dl	D0
V7	V6	V5	V4	V3	V2	V1	0

SELECTING AN OPERATING MODE

When selecting an operating mode, the 2-bit mode control register is set to one of four values. These two bits are the most significant bits of the register, bits 7 and 6; bits 5 and 4 are not used while bits 3 through 0 are all set to 1111 to indicate "set mode."



X=unused bit

Mode	M ₁	M ₀
Output	0	0
Input	0	1
Bidirectional	1	0
Bit	1	1

MODE 0 active indicates that data is to be written from the CPU to the peripheral.

MODE 1 active indicates that data is to be read from the peripheral to the CPU.

MODE 2 allows data to be written to or read from the peripheral device.

MODE 3 is intended for status and control applications. When selected, the next control word must set the I/O Register to indicate which lines are to be input and which lines are to be output.

I/O = 1 sets bit to input. I/O = 0 sets bit to output.

D7	D6	D5	D4	D3	D2	D1	D0
I/O ₇	1/06	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀

INTERRUPT CONTROL

Bit 7 = 1	interrupt enable is set—allowing interrupt to be generated.
Bit $7 = 0$	indicates the enable flag is reset and interrupts may not be generated.
Bits 6,5,4	are used in the bit mode interrupt operations; otherwise they are disregarded.
Bits 3,2,1,0	signify that this command word is an interrupt control word.

D7	D6	D5	D4	D3	D2	DI	D0
Enable Interrupt	AND/ OR	High/ Low	Mask follows	0	1	I	1
	used in	n Mode	3 only	signifi	ies interr	upt cont	trol wor

If the "mask follows" bit is high (D4 = 1), the next control word written to the port must be the mask.

D7	D6	D5	D4	D3	D2	D1	D0
MB ₇	MB ₆	MB ₅	MB ₄	мв ₃	мв ₂	MB ₁	мво

Only those port lines whose mask bit is a 0 will be monitored for generating an interrupt.

The interrupt enable flip-flop of a port may be set or reset without modifying the rest of the interrupt control word by the following command.


D7	D6	D5	D4	D3	D2	D1	D0
Int Enable	X	X	Х	0	0	1	1

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
Φ	t _C tW (ΦH) tW (ΦL) t _r , t _f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	400 170 170	[1] 2000 2000 30	nsec nsec nsec nsec	
	th	Any Hold Time for Specified Set-Up Time	0		nsec	7
CS, CE ETC.	^t SΦ (CS)	Control Signal Set-Up Time to Rising Edge of Φ During Read or Write Cycle	280		nsec	
D ₀ -D ₇	^t DR (D) ^t SΦ (D) ^t DI (D) ^t F (D)	Data Output Delay from Falling Edge of RD Data Set-Up Time to Rising Edge of ΦDuring Write or M1 Cycle Data Output Delay from Falling Edge of IORO During INTA Cycle. Delay to Floating Bus (Output Buffer Disable Time)	50	430 340 160	nsec nsec nsec	[2] C _L = 50 pf [3]
IEI	ts (IEI)	IEI Set-Up Time to Falling Edge of IORQ During INTA Cycle	140		nsec	
IEO	^t DH (IO) ^t DL (IO) ^t DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.	H) = 2)	210 190 300	nsec nsec nsec	[5] [5] C _L = 50 p
ĪŌRQ	^t SΦ (IR)	\overline{IORQ} Set-Up Time to Rising Edge of Φ During Read or Write Cycle	250		nsec	
M1	^t SΦ (M1)	$\overline{\rm M1}$ Set-Up Time to Rising Edge of Φ During INTA or $\overline{\rm M1}$ Cycle. See Note B.	210		nsec	
RD	^t SΦ (RD)	$\overline{\text{RD}}$ Set-Up Time to Rising Edge of Φ During Read or $\overline{\text{M1}}$ Cycle	240		nsec	
A ₀ -A ₇ , B ₀ -B ₇	ts (PD) tDS (PD) tF (PD) tDI (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Output Delay from Falling Edge of STROBE (Mode 2) Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2) Port Data Stable from Rising Edge of IORQ During WR Cycle (Mode 0)	260	230 200 200	nsec nsec nsec	[5] C _L = 50 pf [5]
ASTB, BSTB	^t W (ST)	Pulse Width, STROBE	150 [4]		nsec	
ĪNT	^t D (IT) ^t D (IT3)	INT Delay Time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		490 420	nsec nsec	
ARDY, BRDY	^t DH (RY) ^t DL (RY)	Ready Response Time from Rising Edge of IORQ Ready Response Time from Rising Edge of STROBE		t _c + 460 t _c + 400	nsec	[5] C _L = 50 pf [5]

- A. 2.5 t_c > (N-2) t_{DL} (IO) + t_{DM} (IO) + t_{S} (IEI) + TTL Buffer Delay, if any
- B. M1 must be active for a minimum of 2 clock periods to reset the PIO.

Output load circuit.



- [1] $t_c = t_W (\Phi H) + t_W (\Phi L) + t_r + t_f$
- [2] Increase $t_{\mbox{DR (D)}}$ by 10 nsec for each 50 pf increase in loading up to 200 pf max.
- [3] Increase t_{DI} (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max.
- [4] For Mode 2: t_W (ST)> t_S (PD)
- [5] Increase these values by 2 nsec for each 10 pf increase in loading up to 100 pf max.

Capacitance

 $TA = 25^{\circ} C$, f = 1 MHz

Symbol	Parameter	Max.	Unit	Test Condition
C_{Φ}	Clock Capacitance	10	pF	Unmeasured Pins
C _{IN}	Input Capacitance	5	pF	Returned to Ground
C _{OUT}	Output Capacitance	10	pF	

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
Ф	t _C tW (ФН) tW (ФL) t _r , t _f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	250 105 105	[1] 2000 2000 30	nsec nsec nsec	
	t _h	Any Hold Time for Specified Set-Up Time	0		nsec	
CS, CE ETC.	tS⊕ (CS)	Control Signal Set-Up Time to Rising Edge of ⊕ During Read or Write Cycle	145		nsec	
D ₀ -D ₇	^t DR (D) ^t SΦ (D)	Data Output Delay From Falling Edge of RD Data Set-Up Time to Rising Edge of Φ During Write or M1 Cycle Data Output Delay from Falling Edge of IORQ During INTA	50	380 250	nsec nsec	[2] C _L = 50 pf [3]
	*t _F (D)	Cycle Delay to Floating Bus (Output Buffer Disable Time)		110	nsec	
IEI	ts (IEI)	IEI Set-Up Time to Falling edge of IORQ During INTA Cycle	140		nsec	
IEO	^t DH (IO) ^t DL (IO) ^t DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of $\overline{\text{M1}}$ (Interrupt Occurring Just Prior to $\overline{\text{M1}}$) See Note A.	حالم	160 130 190	nsec nsec nsec	[5] [5] C _L = 50 p
ĪŌRŌ	^t SΦ (IR)	IORQ Set-Up Time to Rising Edge of Ф During Read or Write Cycle.	115		nsec	
M1	^t S⊕ (M1)	$\overline{\text{M1}}$ Set-Up Time to Rising Edge of Φ During INTA or $\overline{\text{M1}}$ Cycle See Note B	90		nsec	V
RD	tsФ (RD)	$\overline{\text{RD}}$ Set-Up Time to Rising Edge of Φ During Read or $\overline{\text{M1}}$ Cycle	115		nsec	
A ₀ -A ₇ , B ₀ -B ₇	ts (PD) tDS (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Ourput Delay from Falling Edge of STROBE (Mode 2)	230	210	nsec	[5]
	^t F (PD)	Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2) Port Data Stable from Rising Edge of IORQ During WR Cycle (Mode 0)		180	nsec	C _L = 50 pf
ASTB, BSTB	^t W (ST)	Pulse Width, STROBE	150 [4]		nsec	
ĪNT	t _D (IT)	INT Delay time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		440 380	nsec nsec	
ARDY, BRDY	^t DH (RY)	Ready Response Time from Rising Edge of \overline{IORQ} Ready Response Time from Rising Edge of \overline{STROBE}		t _c + 410 t _c + 360	nsec	[5] C _L = 50 pf [5]

A. $2.5 t_C > (N-2) t_{DL} (10) + t_{DM} (10) + t_{S} (1E1) + TTL$ Buffer Delay, if any B. $\overline{M1}$ must be active for a minimum of 2 clock periods to reset the PIO.

 $^{[1] \}quad t_{C} = t_{W} \left(\Phi_{H} \right) + t_{W} \left(\Phi_{L} \right) + t_{f} + t_{f}$

^[2] Increase $t_{\mbox{DR (D)}}$ by 10 nsec for each 50 pf increase in loading up to 200 pf max.

^[3] Increase $t_{\mbox{DI }(D)}$ by 10 nsec for each 50 pf increase in loading up to 200 pf max.

^[4] For Mode 2: t_W (ST)> t_S (PD) [5] Increase these values by 2 nsec for each 10 pf increase in loading up to 100 pf max.

Timing measurements are made at the following voltages, unless otherwise specified: "1" "0" CLOCK 4.2V 0.8V OUTPUT 2.0V V8.0 INPUT 2.0V V8.0 FLOAT = +0.5V ΔV **⊸**t_W (ΦH) T1 T2 T3/TW T4/T3 t_H(CS) -t_{S(I)} (CS)-CE **←** t_{S()}(RD) $\overline{\mathsf{RD}}$ → t_{S(I)}(D) - \leftarrow t_F(D), t_{HR}(D) $D_0 - D_7$ **←**t_{DI}(D)→ t_{S⊕}(IR) - IORQ **←**t_{SΦ}(M1)**→** M1 t_{DM}(IO)→ IEI -t_S(IEI)-**←** t_{DH}(IO) IEO → t_{DL}(IO) -A₀-A₇, $B_0 - B_7$ -t_{DI}(PD)-READY (A RDY OR B RDY) ←t_{DL} (RY) → t_{DH} (RY) STROBE (A STB OR B STB) t_W (ST) (MODE 2) $t_{DS}(PD)$ A₀-A₇, (MODE 1) B₀-B₇ **←** t_H (PD) $-t_S(PD)$ MODE 3) ← t_D (IT3) → → INT - t_D (IT) —

Absolute Maximum Ratings

Temperature Under Bias Storage Temperature Voltage On Any Pin With Respect To Ground Power Dissipation

Temperature Under Bias Specified operating range. Storage Temperature -65° C to $+150^{\circ}$ C

-0.3 V to +7 V .6 W

Z80-PIO and Z80A-PIO D.C. Characteristics

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = 5 V \pm 5\%$ unless otherwise specified


*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: All AC and DC characteristics remain the same for the military grade parts except I_{CC} .

 $I_{cc} = 130 \text{ mA}.$

Symbol	Parameter	Min.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3	.45	V	
V _{IHC}	Clock Input High Voltage	Vcc6	Vcc+.3	V	1
v_{IL}	Input Low Voltage	-0.3	0.8	V	
v_{IH}	Input High Voltage	2.0	Vcc	V	
V _{OL}	Output Low Voltage		0.4	V	$I_{OL} = 2.0 \text{ mA}$
V _{OH}	Output High Voltage	2.4		V	I _{OH} - 250 μA
I _{CC}	Power Supply Current		70	mA	
ILI	Input Leakage Current		10	μА	$V_{IN} = 0$ to Vcc
ILOH	Tri-State Output Leakage Current in Float		10	μА	$V_{OUT} = 2.4$ to Vcc
LOL	Tri-State Output Leakage Current in Float		-10	μΑ	V _{OUT} = 0.4 V
I _{LD}	Data Bus Leakage Current in Input Mode		±10	μΑ	$0 \le V_{IN} \le V_{CC}$
IOHD	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5 V
					Port B Only



EASTERN REGION

Zilog, Inc. 400-1 Totten Pond Road Waltham, MA 02154 TEL 617 890-0640 TWX 710 324 1974

MIDWESTERN REGION

Zilog, Inc. 1701 Woodfield Place Suite 417 Schaumburg, IL 60195 TEL 312 885-8080 TWX 910 291 1064

WESTERN REGION

Zilog, Inc. 1815 Via el Prado Redondo Beach, CA 90277 TEL 213 540-7749

ZILOG EUROPEAN HEADQUARTERS

Zilog (UK) Ltd. Nicholson House Maidenhead Berks England TEL (0628) 36131/2/3 TWX 848-609

ZILOG U.S. DISTRIBUTORS -

Western Region

Intermark Electronics 1802 E. Carnegie Avenue Santa Ana, CA 92705 TEL 714 540 1322 TWX 910 595 1583

Intermark Electronics 4040 Sorrento Valley Blvd. San Diego, CA 92121 TEL 714 279 5200 714 453 9005 TWX 910 335 1515

Intermark Electronics 1020 Stewart Drive Sunnyvale, CA 94086 TEL 408 738 1111 TWX 910 339 9312

R.V. Weatherford Co. 6921 San Fernando Road Glendale, CA 91201 TEL 312 849 3451 TWX 910 498 2223

R.V. Weatherford Co. 1550 Babbitt Avenue Anaheim, CA 92805 TEL 714 634 9600 TWX 910 593 1334

R.V. Weatherford Co. 3240 Hillview Ave. Stanford Industrial Park Palo Alto, CA 94304 TEL 415 493 5373

Sterling Electronics 5608 6th Avenue South Seattle, WA 98108 TEL 206 762 9100 TLX 32 9652

Sterling Electronics 5608 6th Avenue South Seattle, WA 98108 TEL 206 762 9100 TWX 32 9652

R.V. Weatherford Co. 1095 East Third Street Pamona, CA 91766 TEL 714 623 1261 TWX 910 581 3811

R.V. Weatherford Co. 3311 W. Earll Drive Phoenix, AZ 85017 TEL 602 272 7144 TWX 910 951 0636

Mountain

Century Electronics 121 Elizabeth, N.E. Albuquerque, NM 87123 TEL 505 292 0625 TWX 910 989 0625 Century Electronics 2150 South 300 West

Salt Lake City, UT 84115 TEL 801 487 8551 TWX 910 925 5686

Century Electronics 8155 West 48th Avenue Wheatridge, CO 80033 TEL 303 424 1985 TWX 910 938 0393

R.V. Weatherford Company 3905 South Mariposa Englewood, CO 80110 TEL 303 761 5432 TWX 910 933 0173

Eastern

Hallmark Electronics 4739 Commercial Drive Huntsville, AL 35805 TEL 205 837 8700 TWX 810 726 2187

Hallmark Electronics 1302 West McNab Road Fort Lauderdale, FL 33309 TEL 305 971 9280 TWX 510 956 9720

Hallmark Electronics 7233 Lake Ellenor Drive Orlando, FL 32809 TEL 305 855 4020 TWX 810 850 0183

Hallmark Electronics 3355 Amberton Drive Baltimore, MD 21227 TEL 301 796 9300 TWX 710 862 1942

Hallmark Electronics 1208 Front Street Building K Raleigh, NC 27609 TEL 919 832 4465 TWX 510 928 1831

Hallmark Electronics Pike Industrial Park Huntington Valley, PA TEL 215 355 7300 TWX 510 667 1750

Quay Corporation P.O. Box 386 Freehold, NJ 07728 TEL 201 681 8700

Summit 916 Main Street Buffalo, NY 14202 TEL 716 884 3450

Midwestern

Hallmark Electronics 180 Grossen Avenue Elk Grove Village, IL 60076 TEL 312 675 6450 TWX 910 223 3645

Hallmark Electronics 11870 West 91st Street Congleton Industrial Park Shawnee Mission, KS 66214 TEL 913 888 4747 TWX 910 749 6620

Hallmark Electronics 9201 Penn Avenue South Bloomington, MN 55431 TEL 612 884 9056 TWX 910 576 3187

Hallmark Electronics 13789 Rider Trail Earth City, MO 63045 TEL 314 291 5350 TWX 910 760 0671

Hallmark Electronics 6969 Worthington-Galena Road Worthington, OH 43085 TEL 614 846 1882

Hallmark Electronics 4846 S. 83rd. Road E. Avenue Tulsa OK 74145 TEL 918 835 8458 TWX 910 845 2290

Hallmark Electronics 3100-A Industrial Terrace Austin, TX 78758 TEL 512 837 2841 TWX 910 874 2031

Hallmark Electronics 9333 Forest Lane Dallas, TX 75231 TEL 214 231 5101 TWX 910 867 4721

Hallmark Electronics 8000 W. Glenn Houston, TX 77063 TWX 910 881 2711

Hallmark Electronics 237 South Curtis West Allis, WI 53214 TEL 414 476 1270 TWX 910 262 3186

Supplied by

MICROPOWER LTD The U K.'s only dedicated ZILOG distributor

HAMPSTEAD HOUSE BASINGSTOKE HAMPSHIRE **RG21 1LG**

Tel: Basingstoke (0256) 54121 Telex: 858572

Ordering Information

C-Ceramic

P - Plastic

S - Standard 5V + 5% 0° to 70° C

 $E-Extended 5V + 5\% -40^{\circ} to 85^{\circ}C$

M - Military 5V + 10% -55° to 125°C

Example:

Z80-PIO CS (Ceramic - Standard range)

Copyright © 1977 by Zilog, Inc.



10460 Bubb Road, Cupertino, California 95014 Telephone: (408) 446-4666 TWX 910-338-7621

Printed in U.S.A.