Z80 timings on Amstrad CPC - Cheat sheet

This document is a visual layout made by cpcitor/findyway from data at http://www.cpctech.org.uk/docs/instrtim.html

Instruction timings

The main clock in the CPC is 16Mhz This is provided to the Gate-Array which generates the other clocks.

The Gate Array has the following roles:

generation of a 1Mhz clock for the CRTC and AY-3-8912

generation of a 4Mhz clock for the CPU

arbitrates access to the RAM between the CPU and the video hardware (CRTC and Gate-Array)

Every microsecond:

The CRTC generates a memory address using it's MA and RA signal outputs

The Gate-Array fetches two bytes for each address

The video hardware is given priority so that the display is not disrupted

The Gate-Array generates the "READY" signal which is connected to the "/WAIT" input signal of the CPU. This signal is used to stop the CPU accessing while the video-hardware is accessing it. As a result, all instruction timings are stretched so that they are all multiples of a microsecond (1 μ s), and this gives an effective CPU clock of 3.3Mhz.

Key:									
СС	condition code (z,nz,c,nc,p,m,po,pe)								
r	8-bit register (B,C,D,E,H,L,A)								
b	Bit number (0,1,2,3,4,5,6,7)								
n	8 bit value								
nnnn	16 bit value								
	TO SIL VALGO								
dd	8 bit displacement								
rp	16-bit register (HL,DE,BC) or SP (except for PUSH and POP)								
nc	condition not satisfied								
С	condition satisfied								

Other timings

Time between acknowledge of a interrupt and execution of a interrupt

Mode 0: (depends on instruction)

Mode 1: 5

Mode 2: 19

1 monitor scanline: 64 microseconds

1 50Hz monitor frame: 19968 microseconds.

NOTES:

(note 1) This timing applies when there are multiple DD or FD prefix's together.

The timings for IY index register pair are identical to the timings for IX register pair.

The table on next page gives the complete execution time for all CPU instructions

These timings have been measured

1 NOP					. 3 NOPs			. 4 NOPs		IOPs	6 NOPs		. 7 NOPs
ARITHMETICADD A,r ADC A,r SUB r SBC A,r AND r XOR r OR r CP r RLCA RRCA RLA RRA	ADD A,(HL) ADC A,(HL) SUB A,(HL) SBC A,(HL) AND (HL) XOR (HL) OR (HL) CP (HL) RLC r RRC r RRC r RR r RL r SLA r SLL r SRL r	ADD A,HIX ADC A,HIX SUB HIX SBC A,HIX AND HIX XOR HIX OR HIX CP HIX		ADD HL,rp			RLC (HL) RRC (HL) RR (HL) RL (HL) SLA (HL) SLL (HL) SRL (HL)	SBC HL,rp ADC HL,rp	ADD A,(IX+dd) ADC A,(IX+dd) SUB (IX+dd) SBC A,(IX+dd) AND (IX+dd) XOR (IX+dd) OR (IX+dd) CP (IX+dd)	CPD			RLC (IX+dd) RRC (IX+dd) RL (IX+dd) RR (IX+dd) SLA (IX+dd) SRA (IX+dd) SLL (IX+dd) SRL (IX+dd)
	S & SPECIAL A	RITHMETIC			_								
SCF CCF CPL DAA	BIT b,r RES b,r SET b,r NEG			BIT b,(HL)			RES b,(HL) SET b,(HL)				BIT r,(IX+dd)	ı	RES r,(IX+dd) SET r,(IX+dd)
INCR & DEC		1110 11111/	ING LIV	NO (111)	IN C IV							1112 (IV. 11)	
INC r DEC r	INC rp DEC rp	INC HIX DEX HIX	INC LIX DEC LIX	INC (HL) DEC (HL)	INC IX DEC IX							INC (IX+dd) DEC (IX+dd)	
LOAD	LD A,(BC) LD (BC),A LD (DE),A LD A,(DE)	LD r,HIX LD r,LIX LD HIX,r LD LIX,r	LD r,n	LD (HL),nn	LD HIX,nn LD LIX,nn	LD I,A LD A,I LD R,A LD A,R	LD A,(nnnn) LD (nnnn),A	LD IX,nnnn	LD (nnnn),HL LD HL,(nnnn)	LDI LDD	LD (nnnn),rp LD rp,(nnnn) (includes LD (nnnn),HL and LD (nnnn),HL with ED prefix)	LD (IX+dd),nn	
	LD r,(HL) LD (HL),r				LD rp,nnnn				LD r,(IX+dd) LD (IX+dd),r			LD (nnnn),IX LD IX,(nnnn)	
LOAD WITH JP (HL)	PC a.k.a. JUM JP (IX) JR cc,dd	PS nc:2, c:3		JP nnnn JP cc,nnnn	JR dd RET		DJNZ dd RETN RETI	b-1=0:3, b-1<>0:4					
PUSH/POP/I	LOAD WITH SP	/CALL/RET								CALL cc,nnnn			
	LD SP,HL			POP rp			PUSH rp	RET cc Nc : 2, c : 4	PUSH IX PUSH IY	Nc:3, c:5 POP IX POP IY	EX (SP),HL	1	EX (SP),IX
IN/OUT, SPENOP HALT EX AF,AF' EX DE,HL EXX DI,EI DD/FD Prefix (note 1	ED "nop" (ED IM 0 IM 1 IM 2	0 00 - ED 3F)		IN A,(nn) OUT (nn),A			IN r,(C) OUT (C),r IN F,(C) OUT (C),0 RST 0 RST 1 RST 2 RST 3	RST 4 RST 5 RST 6 RST 7	OUTI OUTD	IND INI	LDIR, LDDR CPDR CPIR INDR, INIR OTDR, OTIR	BC-1=0:5, BC-1<>0:6 BC-1=0:5, BC-1<>0:6 BC-1=0:5, BC-1<>0:6 BC-1=0:5, BC-1<>0:6	