# Description

The uPD765A/B is an LSI floppy disk controller (FDC) chip which contains the circuitry and control functions for interfacing a processor to 4 floppy disk drives. It is capableof either IM 3740singledensity format (FM), or IBM System 34 double density format (MFM) including double-sided recording. The uPD765A/B provides control signals which simplify the design of an external phase-locked loop and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a floppy disk interface.

Hand-shaking signals are provided in the uPD765A/B which make DMA operation easy to incorporate with the aid of an external DMA controller chip, such as the uPD8257. The FDC will operate in eitherthe DMA or non-DMA mode. In the non-DMA mode the FDC generates interrupts to !he processor every time a data byte is to be transferred. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the FDC and DMA controllers.

There are 16 commands which the uPD765A/uPD765B will execute. Most of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available.

Read Data Read ID Specify

Version

Read Deleted Data Write Data

Specify Read Diagnostic Write ID (Format Write)
Write Deleted Data

Scan Equal Scan High or Equal Scan Low or Equal

Recalibrate
Sense Interrupt Status
Sense Drive Status.

# Ordering Information

Device Number	Package Type	Max Freq. of Operation
uPD765AC2	40-pin plastic DIP	8 MHz
uPD765B	40-pin plastic DIP	8 MHz

Seek

#### **Features**


Address mark detection circuitry is internal to the FDC which simplifies the phase-locked loop and read electronics. The track stepping rate, head load time, and head unload time are user-programmable. The uPD765A/uPD765B offers additional features such as multi-track and multi-side read and write commands and single and double density capabilities.

- ☐ FM. MFM Control
- □ Variable recording length: 128,256, .8192 bytes/ sector
- ☐ IBM-compatible format (single- and doublesided, single- and double-density)
- ☐ Multi-sector and multi-track transfer capability☐ Drive up to 4 floppy or micro floppydisk drives
- ☐ Data scan capability-will scan a single sector or an entire cylinder comparing byte-for-byte host
- ☐ Data transfers in DMA or non-DMA mode
- ☐ Parallel seek operations on up to four drives
- ☐ Compatible with uPD8080/85, uPD8086/88, V-series and uPD780 (Z80@) microprocessors
- ☐ Single-phase clock: 8 MHz maximum
- 3 +5V only

Z80 is a registered trademark of the Zilog Corporation

memory and disk data

# Pin Configuration



#### Pin Identification

No.	Symbol	Function				
1	RESET	Reset input				
2	RD	Read control input				
3	WR	Write control input				
4	CS	Chip select input				
5	A0	Data or status select input				
6-13	DB0-DB7	Bidirectional data bus				
14	DRQ	DMA request output				
15	DACK	DMA acknowledge input				
16	T C	Terminal count input				
17	INDEX	Index input				
18	INT	Interrupt request output				
19	CLK	Clock input				
20	G N D	Ground				
21	WCLK	Write clock input				
22	WINDOW	Read data window input				
23	R DATA	Read data input				
24	SYNC	VCO sync output				
25	W E	Write enable output				
26	MFM	MFM output				
27	SIDE	Head select output				
28 29	USn USI	FDD unit select output				
30	WDATA	Write data output				
31, 32	PSO PS1	Preshift output				
33	FLT/TRK0	Fault/track zero input				
3 4	WPRT/2SIDE	Write protect/two side input				
35	READY	Ready input				
36	H D L D	Head load output				
37	FLTR/STEP	Fault reset/step output				
38	LCT/DIR	Low current direction output				
39	m/SEEK	Read/write/ seek output				
4 0	k c	DC power (+5 V)				

Pin Functions

#### **RESET (Reset)**

The RESET input places the FDC in the idle state. It resets the output lines to the FDD to 0 (low), except PSO, 1 and WDATA (undefined), INT and DRQ also go low; DBO-7 goes to an input state. It does not affect SRT, HUT, or HLT in the Specify command. If the RDY input is held high during reset, the FDC will generate an interrupt within 1.024ms. To clear this interrupt, use the Sense Interrupt Status command.

# RD (Read Strobe)

The RD input allows the transfer of data from the FDC to the data bus when low and either Sor DACK is asserted.

#### WR (Write Strobe)

TheWR input allows the transfer of data to the FDC from the data bus when low. Disabled when Sis high.

### A0 (Data/Status Select)

The A0 input selects the data register (A0 = 1) or status register (A0=0) contents to be accessed through the data bus.

#### CS(Chip Select)

The FDC is selected when CSsis low, enabling RD and WR.

#### DBo-DB7 (Data Bus)

DBo-DB7 are a bidirectional 8-bit data bus. Disabled when CSsis high.

## DRQ (DMA Request)

The FDC asserts the DRQ output high to request a DMA transfer.

# DACK (DMA Acknowledge)

When the DACK input is low, a DMA cycle is active and the controller is performing a DMA transfer.

#### TC (Terminal Count)

When the TC input is high, it indicates the termination of a DMA transfer. It terminates data transfer during Read/Write/Scan commands in DMA or interrupt mode.

#### INDEX (Index)

The INDEX input goes high at the beginning of a disk track.

#### INT (Interrupt)

The INT output is FDC's interrupt request. In Non-DMA mode, the signal is output for each byte. In DMA mode, it is output at the termination of a command operation.

#### CLK (Clock)

CLK is the input for the FDC's single-phase, ITL-level squarewave clock: 8 MHz or 4 MHz. (Requires a pull-up resistor.)

#### WCLK (Write Clock)

The WCLK input sets the data write rate to the FDD. It is 500 kHz for FM, 1 MHz for MFM drives, for 8 MHz operation of the FDC; 250kHz FM or 500 kHz MFM for 4 MHz FDC operation.

This signal must be input for read and write cycles WCLK's rising edge must be synchronized with CLK's rising edge, except for the uPD765B.

## WINDOW (Read Data Window)

The WINDOW input is generated by the phase-locked loop (PLL). It is used to sample data from the FDD and in distinguishing between clock and data bits in the FDC.

#### RDATA (Read Data)

The RDATA input is the read data from the FDD, containing clock and data bits. To avoid a deadlock situation, input RDATA and WINDOW together.

#### WDATA (Write Data)

WDATA is the serial clock and data output to the FDD.

#### WE (Write Enable)

The WE output enables write data into the FDD.

#### SYNC (VCO Sync)

#### MFM (MFM Mode)

The MFM output shows the VCO's operation mode. It is high for MFM, low for FM.

#### SIDE (Head Select)

Head 1 is selected when the SIDE output is 1 (high), head 0 is selected when SIDE is 0 (low).

#### USO US1 (Unit Select 0,1)

The US0 and US1 outputs select up to 4 floppy disk drive units using an external decoder.

#### PS0, PS1 (Preshift 0,1)

The PS0 and PS1 outputs are the write precompensation request signals for MFM mode. They determine early, late, and normal times for WDATA shifting.

PS0	PS1	Shift (MFM WDATA)
0	0	Normal
0	1	Late
1	0	Early
1	_ 1	

#### READY (Ready)

The READY input indicates that the FDD is ready to receive data.

#### HDLD (Head Load)

The HDLD output is the command which causes the read/write head in the FDD to contact the diskette.

#### FLT/TRKO (Fault/Track 0)

In the read/write mode, the FLT input detects FDD fault conditions. In the seek mode, TRKO indicates track 0 head position.

# WPRT/2SIDE (Write Protect/Two Side)

In the read/write mode, the WPRT input senses write protected status (at the drive or media.) In the seek mode, 2SIDE senses two-sided media.

#### FLTR/STEP (Fault Reset/Step)

In the read/write mode, the FLTR output resets the fault flip-flop in the FDD. In the seek mode, STEP outputs step pulses to move the head to another cylinder. A fault reset pulse is issued at the beginning or each Read or Write command prior to the HDLD signal.

#### LCT/DIR (Low Current/Direction)

In the read/write mode, the LCT output indicates that the R/W head is positioned at cylinder 42 or greater. In the seek mode, the DIR output determines the direction the head will move in when it receives a step pulse. If DIR is 0, seeks are performed in the outward direction; DIR is 1, seeks are performed in the inward direction.

#### RWISEEK (Read/Write/Seek)

The RW/SEEK output specifies the read/write mode when low, and the seek mode when high.

#### GND (Ground)


Ground.

# Vcc(+5v)

+5 V power supply.



#### Block Diagram



# Absolute Maximum Ratings TA = 250C

Power supply voltage, VCC	- 0 5to +7v
Input voltage, VI	-0.5 to +7v
Output voltage, V0	-0.510 +7v
Operating temperature, TOpT	- 1000 to +7ooc
Storage temperature, TSTG	-65°C to +150°C

Comment: Exposing the device to stresses above those listed in the Absolute Maximum Ratings could cause permanent damage. The device should not be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC Characteristics Th= -10°C to +70°C,Vcc = +5V%I0%

			Limits		_	Teal
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage	VIE	-0.5		+0.8	٧	
Input voltage high	VIH	2.0		V <sub>CC</sub> +0	5 v	
Output voltage	V <sub>OL</sub>			0.45	V	$I_{OL} = 2.0 \text{mA}$
Output Voltage high	V <sub>OH</sub>	2.4		kс	V	$I_{OH} = -200 \mu\text{A}$
Input voltage low (CLK + WCLK)	V <sub>IL</sub> (Φ)	■ 0.5	·	0.65	V	
Input voltage high (CLK + WCLK)	V <sub>IH</sub> (Φ)	2.4		V <sub>CC</sub> +0	.5 v	
Supply current k c )	ICC			150 140	mA mA	μPD765AC2 μPD765B
Input load current high	I <sub>LiH</sub>			10	μΑ	$V_{IN} = V_{CC}$
Input load current low	LIL			-10	μΑ	$V_{IN} = 0 V$
Output leakage current high	lLOH			10	μА	$V_{OUT} = V_{CC}$
Output leakage	lLOL			-10	μА	$V_{0U7} = +0.45 \text{ V}$

# Capacitance $T_A = 25$ °C, $f_C = 1$ MHz, $V_{CC} = 0$ V

		ı	Limits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input clock capacitance	C <sub>IN</sub> (Φ)			20	pF	(Note 1)
Input capacitance	C <sub>IN</sub>			10	pF	(Note 1)
output capacitance	COUT			20	pF	[Note 1)

Note:

(1) All pinsexcept pin under test tied to AC ground.

# Ę

# DIFFERENCES BETWEEN ,uPD765A AND uP D765B

The uPD765B is a functionally enhanced version of the uPD765ADifferences are explained below.

#### Overrun Bit [OR]

In uPD765A, when executing a read- or write-type command (except READ ID and SCAN types), the result status OR bit is not set if there is an overrun on the final byte of a sector. An improvement in the uPD765B allows it to set the OR bit in any situation.

#### **DRQ** Reset

When an overrun occurs, the uPD765A needs DACK input to reset DRQ. If DACK is not available, an external DMA controller continues to operate even after the FDC enters the R-Phase (Result Phase), and stored result status may be transferred accidentally as ordinary data.

On the other hand, the uPD765B resets DRQ automatically just before the R-Phaseentry and independent of the DACK input. See AC Characteristics for DRQ reset timing.

#### **Clock Synchronization**

The uPD765B does not require synchronization between the CLK and WCLK inputs.

#### Version Command

The Version command distinguishes the uPD765B from other devices. The ST0 response to the Version command is:

Part No.	ST0 Value
uPD765A	80H
uPD765B	90H



AC Characteristics  $T_A = -10 \text{ to } +70 \text{ °C}; V_{CC} = +5 \text{ v } \pm 10\%$ 

/3	00					
Parameter	Symbol	Min	Тур [1	Max	Unit	Conditions
Clock period	<b>Φ</b> CY	120	125	500	ns	8-MHz CLK
		240	250	500	ns	4-MHz CLK
Clock active (high, low)	<b>Φ</b> 0	4 0			ns	
Clock rise time	<b>∲</b> R			20	ns	
Clock fall time	<b>Φ</b> F			20	ns	
A <sub>0</sub> , CS, DACK setup time to RO ↓	t <sub>AR</sub>	0			ns	
A <sub>0</sub> , CS, DACK hold time from $\overline{RD}$ †	t <sub>RA</sub>	0			n s	
RD width	t <sub>RR</sub>	200			ns	
Data access time from RD 1	t <sub>RD</sub>			140	ns	C <sub>L</sub> = 100 pF
DB to float delay time from RD †	t <sub>DF</sub>	10		85	ns	
A <sub>0</sub> , CS. OACK setup time to WR I	t A W	0			ns	
A <sub>0</sub> , CS, OACK hold time to WR †	t <sub>WA</sub>	0		-	ns	
WR width	tww	200			n s	
Data setup time to	t <sub>DW</sub>	100			ns	
Data hold time from	t <sub>WD</sub>	0			ns	
INT delay time from RD 1	t <sub>Ri</sub>			2φ <sub>CY</sub> + <b>φ</b> <sub>0</sub> + 135	ns I	N o n - D M A mode
INT delay time from WR 1	t <sub>WI</sub>			2φ <sub>CY</sub> + φ <sub>0</sub> + 135		_
DRQ cycle time	†MCY	13			μS	$\phi_{CY} = 125$ ns (Note 4)
DACK ↓ → DRQ ↓ delav	† <sub>AM</sub>			140	ns	
DRQ ↑ → DACK ↓ delay	t <sub>MA</sub>	200			n	s $\phi_{CY} = 125$ ns (Note 4)
DACK width	t AA	2 <b>¢</b> c° + 15	Y		n s	
TC width	t <sub>TC</sub>	1			ΦC	Y
Reset width	t <sub>RST</sub>	14			φς	Υ
DRQ ↓ → INT response time	<sup>t</sup> MI	60		7	7	φ <sub>CY</sub> μPD765B only
INT → DACK ineffective	t <sub>IA</sub>			1	<b>φ</b> C'	Y

_				<b>4</b>		
Parameter	Symbol	Min	Typ (	1) Max		Conditions
WCLK cycle time	t <sub>CY</sub>		16		ФCY	MFM = 0
			8		<i>Φ</i> CY	MFM = 1
WCLK active time (high)	t <sub>0</sub>	80	250	350	ns	Note 4
CLK ↑ → WCLK ↓ delay	tcwl	0		<b>\$</b> 0	n s	μPD765AC2 only
WCLK. RDATA and WINDOW <b>rise</b> time	t <sub>R</sub>			20	ns	
WCLK, <b>RDATA</b> and WINDOW fall time	t <sub>F</sub>			20	ns	
Preshift <b>d€ýa</b> time from WCLK ↑	tCP	20		100	ns	
WCLK ↑ → WE ↑ delav	tCWE	20		100	ns	
WDATA delay time from WCLK 1	t <sub>CD</sub>	20		100	ns	
RDATA active time (high)	t <sub>RDO</sub>	40			n s	
Window cycle time	twcy		2		μS	M F M = O
			1		μS	MFM = 1
Window hold time from RDATA	t <sub>RDW</sub>	15			n s	
Window setup time to RDATA	twrd	15			n s	
US <sub>0 1</sub> setup time to SEEK †	t <sub>US</sub>	12			μS	8-MHz CLK Notes 4, 5
SEEK setup time to DIR	t <sub>SD</sub>	7			μS	_
Direction setup time to step	t <sub>DST</sub>	1.0			μS	_
US <sub>0 1</sub> hold time from step t	tstu	5.0			μS	_
Step active time (high)	t <sub>STP</sub>	6	7	8	μS	Notes 4.5
Step cycle time	tsc	33	Note	2Note	2 μS	_
Fault reset active time (high)	t <sub>FR</sub>	8.0		10	μS	_
Write data width	twod	t <sub>0</sub> 50	)		ns	
US <sub>0, 1</sub> hold time after seek	t <sub>SU</sub>	15			μS	8-MHz CLK Notes 3.4.
SEEK hold time from DIR	tos	30			μS	B-MHz CLK Notes 4, 5
DIR hold time after step	tstd	2 4			μS	
Index pulse width	tıdx	4			<i>Φ</i> CY	,



## AC Characteristics (cont)


		(00)			
Parameter	Symbol	Min Typ	(1) Max	Unit	Conditions
RD ↓ delay from	DRQ t <sub>MR</sub>	800		ns	S-MHz CLK Note 4
WR ↓ delay from DRQ	t <sub>MW</sub>	250		ns	_
WR 1 or RD 1 response time from DRQ 1	<sup>†</sup> MRW		12	μS	

#### Notes:


- (1) Typical values for TA = 25°C and nominal supply voltage.
- (2) Under software control. The range is froms 1o 16ms at 8-Mhz clock period, and 2 ms to 32 ms at 4-Mhz clock period.
- (3) When one device is executing a SEEK operation, SENSE DRIVE STATUS is executed on another device.
- (4) Double these values for a 4-MHZ clock period
- (5) The drives iderating has a variance of ~5Ons from the minimum

## liming Waveforms

#### **Processor Read Operation**



#### Processor Write Operation




# **μPD765A/μPD765B**




## liming Waveforms (Cont)


#### Data Input Waveform for AC Test (Except CLK, WCLK)




## Clock (WCLK, CLK) Input Waveform for AC Test




#### Clock




#### Operation




#### FDD Write Operation




#### Seek Operation




## Overrun Operation (µPD765B Only)




#### FLJ Reset




#### FDD Read Operation



#### Terminal Count




#### Reset



liming Waveforms (Cont)

#### Write Clock



#### Index



#### Internal Registers

The uPD765A/uPD765B contains two registers which may be accessed by the main system processor: a status register and a data register. The 8-bit main status register contains the status information of the FDC, and may be accessed at any time. The 8-bit data register (which actually consists of four registers, ST0-ST3, in a stack with only one register presented to the data bus at a time), stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the data register in order to program or obtain the results after a particular command (table 3). Only the status register may be read and used to facilitate the transfer of data between the processor and uPD765A/ uPD765B.

The relationship between the status/data registers and the signals  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{A0}$  is shown in table 1.

Table 1. Status/Data Register Addressing

A0	RD	WR	Functi on
0	0	1	Read main status register
0	1	0	Illegal
0	0	0	Illegal
1	0	0	Illegal
1	0	1	Read from data register
1	1	0	Write into data register

The bits in the main status register are defined in table 2.

Table 2. Main Status Register

No.	Name	Function
DBO	DOB (FDD 0 Busy)	FDD number 0 is in the seek mode. Il any of the DnB bits is set FDC will not accept read or write command.
DB1	D1B (FDD 1 Busy)	FDD number1 is in the seek mode. If any of the DnB bits is set FDC will not accept read or write command.
DB2	D2B (FDD 2 Busy)	FDD number 2 is in the seek mode If any of the DnB bits is set FDC will not accept read or write command
DB3	D3B (FDD 3 Busy)	FDD number 3 is in the seek mode. If any of the DnB bits is set FDC will not accept read or write command
DB4	CB (FDC Busy)	A Read or Write command is in orocess. FDC will not accept any other command.
DES	E X M (Execution Mode)	This bit is set only during execution ohase in non-DMA mode When D85 goes low, execution phase has ended and result phase has started. It operates only during non-DMA mode of operation
IBS	DIO (Data Input/Output) t	Indicates direction of data transfer be- ween FDC and data regreter If DIO=1, then transfer is from data register to the processor. If DIO=0, then transfer is from the processor to data register.
DE7	RQM (Request for Master)	Indicates data register is ready to send or receive data to or from the processor Both bits DIO and RQM should be used to perform the hand-shaking functions of "ready" and "directron" to the processor

The DIO and RQM bits in the status register indicate when data is ready and in which direction data will be transferred on the data bus. See figure 1.

Figure 1. DIO and RQM




Table 3. Status Register Identification

	Pin	_						
NO.	Name	Function						
Status	Register 0							
D7,	D6 IC (Interrupt Code)	D7=0 and D6=0 Normal termination of command, (NT) Command was completed and properly ex- ecuted						
		D7=0 and D6=1  Abnormal termination of command, (AT, Execution of command was started buwas not successfully completed.						
		D7=1 and D6=0 Invalid command issue, (IC) Command which was issued was never started						
		D7=1 and D6=1 Abnormal termination because durin command execution the ready srgnal fror FDD changed state						
D65	S E (Seek End)	When the FDC completes the Seek command, this flag is set to 1 (high).						
D4	E C (Equipment Check)	If a fault srgnal is received from the FDD, if the track 0 srgnal falls to occur after 7 step pulses (Recalibrate Command) the this flag is set						
D3	N R (Not Ready)	When the FDD is in the not-ready state an a Read or Write command is Issued, thi flag is set if a Read or Write command issued to side 1 of a single-sided drive then this flag is set						
D2	H D (Head Address)	This flag is used to indicate the state of the head at interrupt.						
DI	US: (Unit Select 1)	This flag is used to indicate a drive un number at interrupt.						
D0	Us0 (Unit Select 0)	This flaa is used to Indicate a drive un number at interrupt						
Status	Register 1							
D7	EN (End of Cylinder)	When the FDC tries to access a sector b yond the final sector of a cylinder, this fla IS set						
D <sub>E</sub>	ı	Not used. This bit is always 0 (low)						
Dg	DE(Data Error)	When the FDC detects a CRC(1) error in e ther the ID field or the data field, this flag set						
D4	OR (Overrun)	If the FDC is not serviced by the host sys- tem during data transfers within a certa time interval. this flaa is set.						
D,								

Table 3. Status Register Identification (cont)

	Pin						
NO.	Name	Function					
Status Re	egister 1 (cont)						
D2	ND (No Data)	During execution of Read Data. Read De- leted Data Write Data. Write Deleted Data or Scan command, if the FDC cannot find the sector specified in the IDR(2) Register, this flag is set.					
		During execution of the Read ID command. if the FDC cannot read the ID field without an error, then this flag is set.					
		During execution of the Read Diagnostic command. If the starting sector cannot be found, then this flag is set.					
D1	N <b>N(ti</b> Writeable)	During execution of Write Data, Write De- leted Data or Write ID command. if the FDC detect: a write protect srgnal from the FDD. then this flag is Set					
Do	MA (Missing Address Mark)	This bit is set if the FDC does not detect the IDAM before 2 index pulses It is also set if the FDC cannot find the DAM or DDAM after the IDAM is found. MD bit of ST2 is also ser at this time.					
Status Re	egister 2						
D7		Not used. This bit is always 0 (low)					
De	CM (Control Mark)	During execution of the Read Data or Scan command, if the FDC encounters a sector which contains a deleted data address mark, this flag is set Also set if DAM is found during Read Deleted Data					
D5	DD (Data Error in Data Field)	If the FDC detects a CRC error in the data field then this flag is set					
DA	W C (Wrong Cylinder)	This bit is related to the ND bit, and when the contents of C(3) on the medium is different from that stored in the IDR. this flag is set					
D3	SH (Scan Equal Hit)	During execution of the Scan command. the condition of "equal" is satisfied, this flag is set.					
D2	SN (Scan Not Satisfied)	During execution of the Scan command, i the FD cannot find a sector on the cylin- der which meets the condition, then Chis flag is set					
DI	B C (Bad Cylinder)	This bit is related to the ND bit, and wher the contents of C on the medium is differ- ent from that stored in the IDR and the con- tents of C is FFH, then this flag is set					
Do	MD (Missing Address Mark in Data Field)	When data is read from the medium, if the FDC cannot find a data address mark of deleted data address mark, then this flag is set					

Table 3. Status Register Identification (cont)

	Pin									
NC.	Name	Function								
Status Re	egister 3									
D7	FT (Fault)	This bit is used to indicate the status of the fault signal from the FDD.								
D6	WP (Write Protected)	This bit is used to indicate the status of the write protected signal from the FDD.								
D56	RY (Ready)	This bit is used to Indicate the status of the ready signal from the FDD.								
D4	TO (Track 0)	This bit is used to indicate the status of the track 0 signal from the FDD.								
03	TS (Two-Side)	This bit is used to indicate the status of the two-side signal from the FDD.								
D2	HD (Head Address)	This bit is used to Indicate the status of the side select signal to the FDD								
DI	US1 (Unit Select 1)	This bit is used to Indicate the status of the unit select 1 signal to the FDD.								
D0	US0 (Unit Select 0)	This bit is used to indicate the status of the unit select 0 signal to the FDD.								
Noto.										

#### Note:

- (1) CRC = Cyclic Redundancy Check
- (2) IDR = Internal Data Register
- (3) Cylinder (C) is described more fully in the Command Symbol Description.

#### Command Sequence

Command

The uPD765A/uPD765B is capable of performing 15 different commands. Each command is initiated by a multibyte transfer from the processor, and the result after execution of the command may also be a multibyte transfer back to the processor. Because of this multibyte interchange of information between the uPD765A/ uPD765B and the processor, it is convenient to consider each command as consisting of three phases:

Phase:	quired to perform a particular operation from the processor.
Execution Phase:	The FDC performs the operation it was instructed to do.
Result Phase:	After completion of the operation, status and other housekeeping information are made available to the processor.

The FDC receives all information re-

Table 4 shows the required preset parameters and results for each command. Most commands require 9 command bytes and return 7 bytes during the result phase. The "W" to the left of each byte indicates a command phase byte to be written, and an "R" indicates a result byte. The definitions of other abbriviations used in table are given in the Command Symbol Description table.

#### Command Symbol Description

Command Symbol	Description
Name	Function
A0 (Address Line O)	AO controls selection of main status register (AO=0) or data register (AO= 1).
(Cylmder Number)	C stands for the current /selected cylinder (track) numbers 0 through 76 of the medium
(Data)	D stands for the data pattern which is going to be written into a sector during WRITE ID operation
D7-D0 (Data Bus)	8-bit data bus, where D7 stands for a most significant bit, and D0 stands for a least significant bit.
DTL (Data Length)	When N is defined as 00. DTL stands for the data length which users are going to read out or write into the sector
EOT (End of Track)	EOT stands for the final sector number on a cylinder Durmg read or write operations, FDC will stop data transfer after a sector number equal to EOT
GPL (Gap Length)	GPL stands for the length of gap 3. During Read / Write commands this value determines the number of bytes that VCO sync will stay low after two CRC bytes During Format command it determines the size of gap 3
∥ (Head Address)	H stands for the logical head number 0 or 1. as specified in ID field
HD(Had)	HD stands for a the physical head number 0 or 1 and controls the polarity of pin 27 (H = HD in all command words $\mid$
HLT (Head Load Time)	HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms Increments).
HUT (Head Unload Time)	HUT stands for the head unload time after a Read or Write operation has occurred (16 to 240 ms in 16 ms Increments)
M F (FM or MFM Mode)	If MF is low, FM mode is selected, and if it is high, MFM mode is selected
M T (Multitrack)	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
N (Number)	N stands for the number of data bytes written in a sector
N C N (New Cylinder Number)	NCN stands for a new cylinder number which is going to be reached as a result of the seek operation; desired position of head
N D (Non-DMA Mode)	ND stands for operation in the non-DMA mode
PCN (Present Cylinder Number)	position of head at present time
[Record)	R stands for the sector number which will be read or written
R/W (Read/Write)	R/W stands for either Read (R) or Write (W) signal
S C (Sector)	SC indicates the number of sectors per cylinder
S K (Skip)	SK stands for skip deleted data address mark



## **Command Symbol Description (cont)**

Name	Function
SRT (Step Rate Time)	SRT stands for the steooino rate for the FDD (1 to 16 ms in 1 ms increments). Stepping rate applies to all drives (FH=1ms, EH=2ms, etc.).
STO-ST3 (Status O-3)	STO-ST3 stands for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by Ao=O). STO-ST3 may be read only after a command has been executed and contains information relevant to that particular command

# **Command Symbol Description (cont)**

Name	Function
STP	During a scan operation if STP=1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP=2, then alternate sectorsare read and compared
USO, USI (Unit Select)	US stands for a selected drive number 0 or ■ 3

## Table 4. Instruction Set (Notes 1,2)

					Instructio	n C	ode			
Phase	R/W	D7	D6	D5	D4	D:	3 D2	D1	D0	Remarks
Read Data										
Command	W	MT	MF	Sk		(		1	0	Command codes
	W	Χ	Χ	Χ	Χ	Χ	HD	US1	US0	(Note 3)
	W								<b>→</b>	Sector ID information prior to command execution The 4 byte:
	W									are compared against header on floppy disk.
	W									
	W									
	w				—— G	0L <b>–</b>				
	W									
Execution										Data transfer between the FDD and main system
Result	R				ST	0 -				Status Information after command execution
	R				S	T1 —				
	R									
	R				,					Sector ID Information after command execution
	R									
	R					R				
Read Deleted <b>Da</b>										
Command	W	MT	MF X	SI			1 1		0	Command codes
	W	X	Х	Χ	Χ	Х	HD	US,	USO	Sector ID rnformation prior to command execution The 4 bytes
	W					4				are compared against header on floppy disk
	W					D				are compared against neader on neppy disk
	w									
	W				E	OT -				
	W				G	PL -				
	W				D	TL -				
Execution										Data transfer between the FDD and main system
Result	R									Status information after command execution
	R									
	R				-					0 1 10 16 11 6 11 11
	R					•			<del></del>	Sector ID information after command execution
	R					1				
	K					1				
	π.					1				

- (1) Symbols used in this **table** are described at the end of this section (2) A0 should equal 1 for all operations.
  (3) X = Don't care, usually made to equal 0.

Table 4. Instruction Set (Notes 1,2) (cont)

					instructi	on C				
Phase	R/W	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	Remarks
Write Data										
Command	W	MT	MF			(		0	1	Command codes
	W	Χ	Χ	Χ	Χ	Х	HD	$US_1$	$US_0$	Contar ID information prior to command evacution. The 4 hairs
	W	_				c —			<u></u>	Sector ID information prior to command execution. The 4 byte are compared against header on floppy disk.
	W					R				are compared against neader on hoppy work.
	W	-				N.				
	W				E					
	w									
Execution										Data transfer between the main system and FDD
Result	R				<u>s</u>	T0 —				Status information after command execution
nosun	R				<u> </u>	T1 —				Status information after command execution
	R				<u> </u>	T2 —				
	R									Sector ID information after command execution
	R I									
	R					1				
Write Deleted Dat	a									
Command	W	MT	MF	0		1		0	1	Command codes
	W	Х	Χ	Χ	Χ	X	HD	US,	US <sub>0</sub>	Code ID Information and a second seco
	W W					и				Sector   Information prior to commangexecution. The 4 bytes are compared against header on floppy disk
	W					R				are compared against neader on noppy disk
	W -	р -	-			N				
	W					OT —				
	W				=	ii =				
Execution										Data transfer between the FDD and main system
Result	R								-	Status information after command execution
	R					T1 —				
	R R				<u> </u>	12 —				Sector ID information after command execution
	Ŕ					ì				Sector 15 information area command execution
	R					R —				
	R					N				
Read Diagnostic										
Command	W	0 <b>X</b>	MF X	SK X	X 0	X	0 0 HD	1 US <sub>1</sub>	0 US <sub>0</sub>	Command codes
	W		^	^	^	<u>^</u>	пи	001	— <del>—</del>	Sector IDinformation prior to command execution
	W					-				,
	<b>W</b> W					l I				
	W					0T —				
	W					PL -				
	W	←				TL -				
Execution										Data transfer between the FDD and main system — FDC reads al data fields from index hole to EDT.
Result	R					<u> 10</u> –			<del></del>	Status information after command execution
	R R					Ι1 <b>–</b>				
	R				`	) I Z <del>-</del>				Sector ID Information after command execution
	R					Ĭ				DADGURAT
	• •					R				

# $\mu$ PD765A $I\mu$ PD765B



Table 4. Instruction Set (Notes 1, 2) (cont)

Read   D						instructi		ode		_	
Command   W	Phase	R/W	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Remarks
	Read ID										
Result	Command										Command codes
Sector ID information read during executron phase from flop   Sector ID information prior flop   Sector ID information after command execution	Executron										The first correct ID information on the cylinder IS stored In data register.
Write ID   Format Write   Command   W   O   MF   O   O   O   O   O   O   O   O   O	Result	R				9	T1 -			*	Status information after command execution
Command   W		R R R					H			$\Rightarrow$	Sector ID information read during executron phase from floppy disk.
X	Write ID [Format	R Write1					N				
Bytes/sector  Sectors/track Gap3 Filler byte  Execution  FDC formats an entire track.  Status information after command execution  In this case, the ID information prior to command execution  W X X X X X X HD US, USO W Sector ID information after command execution  Execution  Execution  Execution  Execution  Result	Command		0 X							1 US <sub>0</sub>	Command codes
Execution  Result  Res		W W				(	GPL -			<b>→</b>	Sectors/track Gap3
Result  Result		W	_				-U				· · · · · · · · · · · · · · · · · · ·
Scan Equal  Command  W MT MF SK 1 0 0 0 1 Command codes  X X X X X HD US,											
Command  W MT MF SK 1 0 0 0 1 Command codes  W X X X X X HD US, US0  W ST0  Execution  Result	Result	R R R R					ST1 — ST2 — F -			<u> </u>	
Execution  Result  Res	Scan Equal										
Execution  Result  Res	Command	W W W			X SI	Х	X				
Result Result R ST0 Status information after command execution R ST1 R ST2 Sector ID information after command execution R R R R R ST0 R Status information after command execution		W W <b>W</b>				[	N — EOT — GPL —				
R ST1 ST2 Sector ID information after command execution R R R	Execution										Data compared between the FDD and main system
R	Result	R R					ST1 —				
		R fl					R N			<b>*</b>	Sector ID information after command execution

<sup>(1)</sup> Symbols used In this table are described at the end of this section (2) A<sub>0</sub> should equal 1 for all operations.

(3) X = Don't care, usually made to equal 0.



Table 4. Instruction Set (Notes 1, 2) (cont)

Phase	R/W	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D	3 D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Remarks
Scan <b>Lo</b> ₩ or <b>Equal</b>										
Command	W	MT	MF	S			1 (		1	Command codes
	W W	X	Χ	Χ	Χ	X	HD	US,	$US_0$	Soctor ID information prior to command evecution
	W									Sector ID information prior to command execution
	W					R				
	W					OT -				
	W W				[					
	w				S	TP -				
Execution										Data comoared between the FDD and main system
Result	R					ΤΟ -				Status information after command execution
	R R					T1 <b>-</b> T2 <b>-</b>				
	R					C				Sector ID Information after command execution
	R					<u>H</u> —				
	R R	<del>-</del>				R ·				
Scan High or Equal	"									
Command	W	MT	MF	S	K 1		1 1	0	1	Command codes
	W	Χ	Χ	Χ	Χ	Χ	HD	US,	$US_0$	
	W	<b>→</b>				C .			-	Sector ID information prior to command execution
	W W	_				H— R —				
	W					N				
	W									
	W					PL <b>-</b> TP <b>-</b>				
Execution										Data compared between the FDD and Main system
Result	R				S1	ΤΟ -				Status Information after command execution
	R	<b></b>			S					
	R R				— s	T2 -				Sector ID information after command execution
	Ř					Ì				Sector in information after command execution
	R					R				
	R	<del></del>				N				
Recalibrate										
Command	W W	0 <b>X</b>	0 <b>X</b>	0 <b>X</b>	X	χ	0	US <sub>1</sub>	1 ՍՏո	Command codes
Execution										Head retracted to track 0
Sense Interrupt State	US									
Command	W	0	0	0	0	1	0	0	0	Command codes
Result	R R				—— ST	TO -			<b></b> →	Status Information about the FDC at the end of seek operation
Specify						JII -				
Command	W	0	0	0	0	0	0	1	1	Command codes
	W	<u> </u>		RT		4		HUT —		
	W				— HLT ·				ND	
Sense Drive Status										
Command	W	0	0	0	0	, [			0	Command codes
Dogult	W	X	Х	Х		X	HD	US,	USn	Status in formation about EDD
Result	R				<u> </u>	13 -			<del></del>	Status information about FDD



Table 4. Instruction Set (Notes I, 2) (cont)

					Instruct	ion Cod	le			
Phase	R/W	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Remarks
Version										
Command	W	Х	Х	Х	1	0	0	0	0	Command codes
Result	R				—— S1	0 —			-	90H Indicates 7658 80H indicates 765A / A-2
Seek										
Command	W W W	0 X	0 X	X	X N (		1 HD	1 US,	US <sub>0</sub>	Command code
Execution										Head is positioned over proper cylinder on diskette
Invalid										
Command	W				- Invalid	Codes				Invalid Command codes (No op- FDC goes into state)
Result	R				— S	ГО —				ST0=80H


Note:

- (1) Symbols used in this table are described at the end of this section.
- (2)  $A_0$  should equal 1 for all operations.
- (3) X = Don't care, usually made to equal 0.

# System Configuration

Figure 2 shows an example of a system using a  $\mu \text{PD765A/B}.$ 

Figure 2. System Configuration





#### Data Format

Figure 3 shows the data transfer format for the  $\mu PD765A$  and  $\mu PD765B$  in FM and MFM modes. Figure 4 shows VCO Sync timing.

Figure 3. Data Format




Figure 4. VCO Sync Timing

