## The Gate Array

A Gate Array [http://en.wikipedia.org/wiki/Gate\_array] (aka ULA) is a custom chip that can be designed to accomplish specific functions in a single chip, thus reducing manufacturing cost alot (smaller PCB, less electronic parts needed, lower power requirements, ...).

On the Amstrad CPC, the Gate Array is clocked at 16MHz and designed for:

- Producing all the clocks signals (1MHz and 4MHz).
- Generating a CPU maskable interrupt.
- Handling Lower and Upper ROMs signals.
- Video mode and palette.
- Converting RAM data into RGB signals.

Hidden behind the famous Gate Array, there's an other custom chip on 128k machines, a Programmable Array Logic [http://en.wikipedia.org/wiki/Programmable\_Array\_Logic], to extend the functionnalities of the Gate Array and manage the extended RAM.

All the Amstrad CPC 6128 have it built-in to handle the internal 64Kb RAM expansion. The 64Kb CPC (ie. CPC464 and CPC664) don't have it, but a 6128 compatible PAL can be provided by an external RAM expansion device connected to the machine. Some RAM expansion manufacturers, e.g. Dk'Tronic, embed a 6128-compatible PAL within the interface, however some manufacturers also used their own proprietery RAM management system (incompatible with the 6128 PAL).

#### External links

Further informations about the **Gate Array & PAL** can be found on these websites:

- Quasar Net [http://quasar.cpcscene.com/doku.php? id=assem:gate\_array] (French)
- CPC-Wiki [http://www.cpcwiki.eu/index.php/Gate\_Array]
- CPC-Tech [http://www.kjthacker.f2s.com/docs/garray.html]
- Wikipedia [http://en.wikipedia.org/wiki/Gate\_array] (not Amstrad specific)

## **Versions history**

Different versions of the Gate Array exist. They basically all do the same things, but their technology and design have been improved in the latest revisions.

### Amstrad 40007 (CPC 464)

The first version of the Gate Array is the 40007 and was released with the CPC 464. Some of them are mounted with a huge and ugly heat sink.

### Amstrad 40008 (CPC 664)

Later, the CPC 664 came out fitted with the 40008 version (and at the same time, the CPC 464 was also upgraded with this version). This version is pinout incompatible with the 40007 (that's why the upgraded 464 of this period have two Gate Array slots on the motherboard, one for a 40007 and one for a 40008).

### Amstrad 40010 (CPC 6128)

The CPC 6128 was released with the 40010 version (and the CPC 464 and 664 manufactured at that time were also upgraded to this version). The 40010 is pinout compatible with the previous 40008.

## Amstrad 40226 (Costdown CPC)



In the last serie of CPC 464 and 6128 produced by Amstrad in 1988, a small ASIC chip have been used to reduce the manufacturing costs. This **ASIC** emulates the **Gate Array**, the **PAL** and the **CRTC 6845**. And no, there is no extra features like on the Amstrad Plus. The only noticeable difference seems to be about the RGB output levels which are not exactly the same than those produced with a real Gate Array (*I'm looking for a costdown CPC to measure this exactly and see if it's true, or not. If you have one to spare or lent me, get in touch).* 

The Gate Array and PAL are no longer distinct onboard chips but they are emulated by this ASIC.





All the Plus range is built upon a bigger ASIC chip which is integrating many features of the classic (Gate Array/PAL) and all the new Plus specific features. The Gate Array on the Plus have a new register, named RMR2, to expand the ROM mapping functionnalities of the machine. This register requires to be unlocked first to be available. And finally, the RGB levels produced by the ASIC on the Plus are noticeably differents (not that much, but enough to piss off many CPC artists:).

The Gate Array and PAL are no longer distinct onboard chips but they are emulated by this ASIC.

## **Description**

The Gate Array is a multifunctions chip. It handle the ROM mapping, the interrupt generator, and video. When a PAL is available (CPC 6128 or any CPC with a RAM expansion), it also manage the RAM mapping to access to the extended memory.

## ROM/RAM mapping

## Interrupt generator

## **Amstrad CPC**

The CPU maskable interrupts are generated by the Gate Array. This is done by using a 6bits internal counter and monitoring the HSync and VSync signals produced by the CRTC.

On every falling edge of the HSync signal, the Gate Array will increment the counter by one. When the counter reaches 52, the Gate Array raise the INT signal and reset the counter. With 50Hz PAL CRTC settings (one HSync every 64us) this will produce a 300Hz interrupt rate.

When the CPU acknowledge the interrupt (eg. it is going to *jump* to the interrupt vector), the Gate Array will reset bit5 of the counter, so the next interrupt can't occur closer than 32 HSync.

When a VSync occurs, the Gate Array will wait for two HSync and:

- If the counter>=32 (bit5=1), then no interrupt request is issued and counter is reset to 0.
- If the counter<32 (bit5=0), then an interrupt request is issued and counter is reset to 0.


This 2 HSync delay after a VSync is used to let the main program, executed by the CPU, enough time to sense the VSync (for synchronisation with the display, most likely) before an interrupt service routine is eventually executed.

So all the interrupt timings are mostly determined by the CRTC settings. Other than that, the internal interrupt counter can be cleared anytime by software using the Gate Array RMR register.

The falling edge of the HSync trigger the counter, therefore modifying the duration of the HSync with the CRTC Register 3 can delay the interrupt requests by a few microseconds. This can be used to adjust interrupt timings between CPC and Plus machines...

## **Timings**

The INT signal (active low) produced by the Gate Array, is a short pulse of 1.4us and starts right after the falling edge of the HSync signal (produced by the CRTC).



#### **Amstrad Plus**

Unlike the CPC, the Plus have several interrupt sources:

- Raster Interrupt
- DMA0

- DMA1
- DMA2

The raster Interrupt can be programmed to behave like the CPC interrupt (every 52 HSync) or to be issued at a specific HSync in the video frame. The 3 DMA channels can also be programmed to trigger an interrupt. You will find more informations about the ASIC interruptions in the ASIC documentation.

One important thing is that the ASIC trigger the interrupt about 1us later than the CPC, therefore all CPC programs synchronizing video effects (raster most likely) with a HALT instruction will be 1us late on the Plus. You can adjust that with the CRTC register 3.

Video

**RGB Outputs** 

Composite Sync

## I/O Decoding

The Gate Array and PAL are two differents chips but they respond to the same I/O port (&7F00). When an I/O request is sent to this port, they will both examine the 8bits data to determine what command it is. If they recognize a valid command code, they will execute it otherwise they will ignore it. Both chips have distinct command codes, it is not possible to affect these two chips at the same time with a single command code, it's a Gate Array only command code or a PAL only command code.

The PAL only test bit15 of the I/O address while the Gate Array test bit15 and bit14. Moreover, the PAL only respond to I/O Write requests while the Gate Array will respond no matter what the Read/Write I/O signal is.

If you execute an I/O read operation on the Gate Array I/O address, the Gate Array will read an unpredictable value from the databus which will be in high-impedance state. If the value is a valid Gate Array command, it will be executed, otherwise nothing will happen.

I know that some people are doing just that, reading I/O <u>&7F00</u>, to detect a Plus machine. Well, it seems to work

CPU 16bits address bus CPU 8bits DATA bus PAL 16bits address : A15 to A0 W 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 I/O decoding mask The PAL is selected, it read the DATA bus

OUT &7F00, 8bit data

**GATE ARRAY** 

W 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0

I/O decoding mask.

it read whatever is on the DATA bus.

When the Gate Array is seld

0 1 x x x x x x x x x x x x x x

Gate Array & PAL I/O address decoding (&7F00).

because the high-impedance state is not the same between a CPC and Plus (without going into deep detail, it's related to impedance/capacitors and others stuffs which all vary greatly with time, heat, etc). This is absolutly not reliable! Don't do such crap and forget about it! Thanx:)

A15...A0 R

## Registers

The GA features differents registers controlling various things in the CPC/Plus, such as video mode, colors, ROM and RAM memory mapping, 300Hz interrupt counter. These registers are selected with bit7 to 5 of the 8bit command-code written at the I/O address &7F00 where the GA/PAL are located. Bits 4 to 0 hold the command paramater.

	81	oit	со	mn	naı	nd					
7	6	5	4	3	2	1	0	Machine	Register	Description	Chip
0	0	0	1		n			All	<u>PENR</u>	Select a color register	Gate Array
0	0	1 n All PENR								Ghost register	Gate Array
0	1	<del>                                     </del>								Change the value of the currently selected color register	Gate Array
0	1	1			n			All	<u>INKR</u>	Ghost register	Gate Array
1	0	0 n All <u>RMR</u>							<u>RMR</u>	Control Interrupt counter, ROM mapping and video mode	Gate Array
1	0	0 1							<u>RMR</u>	Ghost	Gate Array (CPC) or locked ASIC (Plus)
1	0	1			n			Plus	RMR2	ASIC & Advanced ROM mapping	Unlocked ASIC
1	1			r	1			All	MMR	Memory mapping	PAL

Bit5 and compatibility between CPC and Plus

On a real Gate Array (CPC 464,664 and 6128), bit5 of the command have absolutly no effect and can be set to 0 or 1.

However, on a Plus machine with it's RMR2 register unlocked, this bit is used to select the RMR2 register.

If you're writing a CPC program (e.g. it doesn't use any Plus specific features), it is recommended to always keep bit5=0. This way, your program will run perfectly in all cases. If, for whatever reason, you need to use bit5=1 in your CPC program, then you should consider locking the RMR2 register first, just to make sure that if your CPC program end up running on a Plus, it won't select the RMR2 register unexpectedly (See the ASIC documentation for locking/unlocking the RMR2 register).

#### **PENR**

This register can be used to select one of the 17 color-registers (pen 0 to 15 or the border). It will remain selected until another PENR command is executed.

Р	ΕN	R		Ir	١de	ex		
7	6	5	4	3	2	1	0	color register selected
0	0	<b>0 0</b> n						pen <b>n</b> from 0 to 15
0	0 0 1 × × ×				x	х	х	border

• x can be 0 or 1, it doesn't matter.

#### Exemple

```
; select pen 5
ld bc,&7F05
out (c),c
; all INKR command will affect pen 5 until a new PENR command
; is executed to select another color-register.
```

### **INKR**

This register takes a 5bits parameter which is a color-code. This color-code range from 0 to 31 but there's only 27 differents colors (because the Gate Array use a 3-states logic on the  $\mathbf{R}$ ,  $\mathbf{G}$  and  $\mathbf{B}$  signals, thus 3x3x3=27).

	I	NK	R		С	olo	or		
	7	6	5	4	3	2	1	0	
1	0	1	0			n			where <b>n</b> is a color code

The PEN affected by the INKR command is updated (almost) immediatly (does someone said... raster bars? :).

#### Exemples

```
; Select the border with a PENR command
ld bc,&7F10
out (c),c
; Set the currently selected color register to black with an INKR command.
ld bc,&7F54 ; &54 = INKR code for black (see colors table)
out (c),c
```

#### **INKR** color-codes

The table below shows the 32 possible colors with the Gate Array, sorted on their luminosity (on a green screen), from dark (0) to bright (26). The colors 27 to 31 are ghosts from officials colors with very slight changes on the R,G and B levels.

The colors codes are indicated for BASIC (aka software color code), Gate Array (the INKR command, aka hardware color code) and 12bits GRB value produced by the ASIC when it translate an INKR command.

You will also find the real RGB levels as  $\underline{\text{measured}}$  on the outputs of a 40010 Gate Array (Amstrad CPC 6128) and ASIC (Amstrad 6128Plus). See  $\underline{\text{Appendix I}}$  for more informations.

Color	BASIC		INKR	ASIC		RGB Gat	e Array			RGB A	ASIC	
GA - ASIC		hexa	binary	(12bits)	Red	Green	Blue	24bits	Red	Green	Blue	24bits
	0	#54	%010 <b>11000</b>	#000	0.0000%	<b>0</b> .9615%	<b>0</b> .4808%	#000201	<b>0</b> .8230%	<b>2</b> .8807%	<b>0</b> .8230%	#020702
	1 #44 %010 <b>00100</b>		#006	<b>0</b> .0000%	<b>0</b> .9615%	<b>41</b> .8269%	#00026B	<b>2</b> .0576%	<b>2</b> .4691%	<b>38</b> .6831%	#050663	
	2 #55 %010 <b>10101</b> #0		#00F	<b>4</b> .8077%	<b>0</b> .9615%	<b>95</b> .6731%	#0C02F4	<b>2</b> .0576%	<b>2</b> .8807%	<b>94</b> .6502%	#0507f1	

3	#5C	%010 <b>11100</b>	#060	<b>42</b> .3077%	<b>0</b> .9615%	<b>0</b> .4808%	#6C0201	<b>40</b> .3292%	<b>2</b> .4691%	<b>0</b> .0000%	#670600
4	#58	%010 <b>11000</b>	#066	<b>41</b> .3462%	<b>0</b> .9615%	<b>40</b> .8654%	#690268	<b>40</b> .7407%	<b>2</b> .8807%	<b>39</b> .0947%	#680764
5	#5D	%010 <b>11101</b>	#06F	<b>42</b> .3077%	<b>0</b> .9615%	<b>94</b> .7115%	#6C02F2	<b>40</b> .7407%	<b>2</b> .8807%	<b>94</b> .6502%	#6807F1
6	#4C	%010 <b>01100</b>	#0F0	<b>95</b> .1923%	<b>1</b> .9231%	<b>2</b> .4038%	#F30506	<b>99</b> .1770%	<b>2</b> .8807%	<b>1</b> .6461%	#FD0704
7	#45	%010 <b>00101</b>	#0F6	<b>94</b> .2308%	<b>0</b> .9615%	<b>40</b> .8654%	#F00268	100%	<b>2</b> .8807%	<b>39</b> .0947%	#FF0764
8	#4D	%010 <b>01101</b>	#OFF	<b>95</b> .1923%	<b>0</b> .9615%	<b>95</b> .6731%	#F302F4	<b>99</b> .1770%	<b>2</b> .8807%	<b>95</b> .0617%	#FD07F2
9	#56	%010 <b>10110</b>	#600	<b>0</b> .9615%	<b>47</b> .1154%	<b>0</b> .4808%	#027801	<b>1</b> .6461%	<b>40</b> .3292%	<b>1</b> .2346%	#046703
10	#46	%010 <b>00110</b>	#606	0.0000%	<b>47</b> .1154%	<b>40</b> .8654%	#007868	<b>1</b> .6461%	<b>40</b> .3292%	<b>39</b> .0947%	#046764
11	#57	%010 <b>10111</b>	#60F	<b>4</b> .8077%	<b>48</b> .0769%	<b>95</b> .6731%	#0C7BF4	<b>2</b> .0576%	<b>40</b> .3292%	<b>94</b> .6502%	#0567f1
12	#5E	%010 <b>11110</b>	#660	<b>43</b> .2692%	<b>48</b> .0769%	<b>0</b> .4808%	#6E7B01	<b>40</b> .7407%	<b>40</b> .3292%	<b>1</b> .6461%	#686704
13	#40	%010 <b>00000</b>	#666	<b>43</b> .2692%	<b>49</b> .0385%	<b>41</b> .8269%	#6E7D6B	<b>40</b> .7407%	<b>40</b> .3292%	<b>39</b> .0947%	#686764
14	#5F	%010 <b>11111</b>	#66F	<b>43</b> .2692%	<b>48</b> .0769%	<b>96</b> .6346%	#6E7BF6	<b>40</b> .7407%	<b>40</b> .3292%	<b>94</b> .6502%	#6867f1
15	#4E	%010 <b>01110</b>	#6F0	<b>95</b> .1923%	<b>49</b> .0385%	<b>5</b> .2885%	#F37D0D	99.177%	<b>40</b> .3292%	<b>1</b> .6461%	#fd6704
16	#47	%010 <b>00111</b>	#6F6	<b>95</b> .1923%	<b>49</b> .0385%	<b>41</b> .8269%	#F37D6B	99.177%	<b>40</b> .3292%	<b>38</b> .6831%	#fd6763
17	#4F	%010 <b>01111</b>	#6FF	<b>98</b> .0769%	50%	<b>97</b> .5962%	#FA80F9	99.177%	<b>40</b> .3292%	<b>94</b> .6502%	#fd67f1
18	#52	%010 <b>10010</b>	#F00	<b>0</b> .9615%	<b>94</b> .2308%	<b>0</b> .4808%	#02F001	<b>1</b> .6461%	<b>95</b> .8848%	<b>0</b> .823%	#04f502
19	#42	%010 <b>00010</b>	#F06	<b>0</b> .0000%	<b>95</b> .1923%	<b>41</b> .8269%	#00F36B	<b>1</b> .6461%	<b>95</b> .8848%	<b>38</b> .2716%	#04f562
20	#53	%010 <b>10011</b>	#F0F	<b>5</b> .7692%	<b>95</b> .1923%	<b>94</b> .7115%	#0FF3F2	<b>1</b> .6461%	<b>95</b> .8848%	<b>94</b> .6502%	#04f5f1
21	#5A	%010 <b>11010</b>	#F60	<b>44</b> .2308%	<b>96</b> .1538%	<b>1</b> .4423%	#71F504	<b>40</b> .7407%	<b>95</b> .8848%	<b>0</b> .0000%	#68f500
22	#59	%010 <b>11001</b>	#F66	<b>44</b> .2308%	<b>95</b> .1923%	<b>41</b> .8269%	#71F36B	<b>40</b> .7407%	<b>95</b> .8848%	<b>39</b> .0947%	#68f564

23	#5B	%010 <b>11011</b>	#F6F	<b>44</b> .2308%	<b>95</b> .1923%	<b>95</b> .6731%	#71F3F4	<b>40</b> .7407%	<b>95</b> .8848%	<b>94</b> .6502%	#68f5f1
24	#4A	%010 <b>01010</b>	#FF0	<b>95</b> .1923%	<b>95</b> .1923%	<b>5</b> .2885%	#F3F30D	<b>99</b> .5885%	<b>95</b> .8848%	<b>1</b> .6461%	#fef504
25	#43	%010 <b>00011</b>	#FF6	<b>95</b> .1923%	<b>95</b> .1923%	<b>42</b> .7885%	#F3F36D	<b>99</b> .177%	<b>95</b> .8848%	<b>38</b> .6831%	#fdf563
26	#4B	%010 <b>01011</b>	#FFF	100%	<b>95</b> .1923%	<b>97</b> .5962%	#FFF3F9	<b>99</b> .177%	<b>95</b> .8848%	<b>94</b> .2387%	#fdf5f0
27⇒13	#41	%010 <b>00001</b>	#666	<b>43</b> .2692%	<b>48</b> .0769%	<b>42</b> .7885%	#6E7B6D	<b>39</b> .9177%	<b>39</b> .9177%	<b>38</b> .2716%	#666662
28⇒7	#48	%010 <b>01000</b>	#0F6	<b>95</b> .1923%	<b>0</b> .9615%	<b>40</b> .8654%	#F30268	<b>98</b> .3539%	<b>2</b> .0576%	<b>38</b> .2716%	#fb0562
29⇒25	#49	%010 <b>01001</b>	#FF6	<b>95</b> .1923%	<b>95</b> .1923%	<b>41</b> .8269%	#F3F36B	<b>98</b> .3539%	<b>95</b> .4733%	<b>37</b> .8601%	#fbf361
30⇒1	#50	%010 <b>10000</b>	#006	0%	<b>0</b> .9615%	<b>40</b> .8654%	#000268	<b>1</b> .2346%	<b>1</b> .6461%	<b>37</b> .037%	#03045e
31⇒19	#51	%010 <b>10001</b>	#F06	<b>0</b> .9615%	<b>95</b> .1923%	<b>41</b> .8269%	#02F36B	<b>1</b> .2346%	<b>95</b> .4733%	<b>37</b> .8601%	#03f361

Some **INKR** commands could also be used as I/O MSB since bit7 and bit6 match the Gate Array decoding mask. But choose your color very carefully or you may hit some others I/O devices...

## INKR on the Plus range

When you execute an INKR command on the Amstrad Plus, the ASIC will automagically convert the 5bits color-code to it's corresponding **12bits RGB** value and update it's appropriate color register (which are all available in the ASIC I/O page).

There is also a slight color difference between ASIC machines and those with a real Gate Array. The Red, Green and Blue levels produced for each of the 32 color-codes between the CPC and the Plus are close, but not equals. This won't be a problem most of the time but as soon as you start combining differents colors together (dithering and mostly flippping), the differences are accumulating and can be much more annoying (ask SuperSylvestre about that if you dare :).

## **INKR** timings

The effect of an INKR command appears almost immediatly always with the same timings, but the change is not in sync with the character display of the CRTC so the new color appears somehow in the middle of a character (the CRTC display unit).

The tables below show the pixels in a CRTC character and when the effect of an INKR command appears (the blue cells).

#### Amstrad CPC (real Gate Array)

With a real Gate Array, the INKR effect appears in the middle of a CRTC character. But there's a slight timing difference in the video RAM rasterization between the early Gate Array versions (40007 and 40008) and the last one (40010) produced by Amstrad.

## Gate Array 40010

The 40010 version of the Gate Array was initially released with the CPC 6128 and also used in the latest series of CPC 464 and 664 produced by Amstrad. So you might find it in pretty much any CPC models.

When in video mode 2 (640x200x2c), the 40010 starts rasterizing the video-ram exactly one mode 2 pixel earlier than in the mode 1 and 0, therefore the graphics are shifted to the left by one pixel mode 2 (see <u>Appendix II</u>). But since the INKR timing remains the same, it's effect seems to appear one pixel too late.

video mode						F	Pix	els	s iı	n a (	CRT	C ch	arac	ter			
0			:	1			2	2			3	3			4		
1		1	L	2	2	1	3	4	1	5	5	•	5	7	7	8	
2		2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	1
3	Ī			1			2	2			3	3			4		

Gate Array 40007, 40008 and costdown

On these two versions, the rasterization always starts at the same time, no matter what the video mode is.

video mode					F	Pix	els	s iı	n a	CR	TC c	hara	acte	r		
0		1	1			2	2				3			4	ı	
1	1		- 4	2	1.7	3	4	1		5	e	5	7	7		3
2	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
3		1	1			2	2				3			4	1	

I haven't verified that the 40008 and costdown versions of the Gate Array are not affected by the video mode because I don't have any of them to do some tests. If you have a CPC 664, then you might have a 40008 inside. If your CPC was produced after 1988 it might have a costdown VGA inside. If you want to help, there's a test program in <a href="Appendix II">Appendix II</a>. Just run it and tell me what happens, thanx!

## Amstrad Plus (ASIC)

video mode					Р	ixe	els	in	а	CRT	C ch	ara	cter			
0		:	1			:	2				3			4		
1	1	L	- 2	2	177	3	4	1		5	·	5	7	7	8	
2	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	1
3		:	1			2	2				3			4		

The INKR effect on a Plus appears at 1/4 of a CRTC character in any video modes.

As you can see, the effect of an INKR command doesn't appear at the same time on a Plus than on a CPC. If you intend to do some split-raster aligned with graphics at pixel precision and that should run on both CPC and Plus machines, you may have to hack arround the ASIC soft-scroll register (SSR) on the Plus to scroll the graphics and compensate the Plus timings to match those on the CPC (but it might not be easy in some case...).

## RGB to BASIC color code

To calculate the BASIC color-code from RGB levels (off, half, full), you can use something like this (pseudocode):

```
; R,G and B corresponding to the BASIC color 5
R=50%
G=0%
B=100%
 ; Initialize our 5bits color code to zero (black)
 ink=0
 ; Process the Red
 if(R==100%) {
         ink=ink+6
 } else if(R==50%) {
         ink=ink+3
}
 : Process the Green
 if(G==100%) {
         ink=ink+18
 } else if(R==50%) {
         ink=ink+9
  Process the Blue
 if(B==100%) {
         ink=ink+2
 } else if(R==50%) {
         ink=ink+1
}
 ; and that's it, variable ink now hold 5.
```

This register control the interrupt counter (reset), the upper and lower ROM paging and the video mode.

F	RMI	2	Ĩ	Com	mar	nds	3
7	6	5	4	3	2	1	0
1	0	0	I	UR	LR	VI	М

- I : if set (1), this will reset the interrupt counter.
- **UR**: Enable (0) or Disable (1) the upper ROM paging (&C000 to &FFFF). You can select which upper ROM with the I/O address &DF00.
- LR: Enable (0) or Disable (1) the lower ROM paging.
- VM : Select the video mode 0,1,2 or 3 (it will take effect after the next HSync).

#### Video Mode

There's 4 differents video mode available. Mode 0,1 and 2 are the most widely known and are available from BASIC (with the MODE n instruction). Mode 3 is a bit weird but may be useful in some very special cases.

You can change the mode with RMR bits 0,1 (VM). It will take effect after the next HSync is issued.

		Byt	e/F	Pixe	l stı	ruct	ure									
VM (Mode)	<del>` '                                    </del>											n	dis	spla	ay	Details
%00 (0)	A0	В0	A2	В2	A1	В1	А3	В3		Α				В		4bits/pixels (16 colors), 2 pixels/byte (160×200)
%01 (1)	A0	В0	C0	D0	Α1	В1	C1	D1	Α	А В			С	[	D	2bits/pixels (4 colors), 4 pixels/byte (320×200)
%10 (2)	Α	В	С	D	Е	F	G	Н	Α	A B C D		Е	F	G	Н	1bit/pixel (2 colors), 8 pixels/byte (640×200)
%11 (3)	Α0	В0	х	х	A1	В1	х	х		Α			В		2bits/pixels (4 colors), 2 pixels/byte (160×200)	

To have a look at these differents video mode in action, you can check my CPC graphics archive.

Note that the Gate Array needs an HSync of at least 2µs to update it's internal byte⇒pixels decoder with a new video mode. The HSync duration is defined by the CRTC Register 3 and is usually set to 14µs.

## Exemple

```
; The usual RMR command to select video mode 0 (bit 1,0=%00)
ld bc,&7F8C
out (c),c
; This will also disable Upper ROM (bit3=%1) and Lower Rom (bit2=%1) paging,
; you should avoid doing that when the firmware is up and running (there's a
; firmware vector to select video mode).
```

### VRAM display timings

On a real Gate Array 40010, when the video mode is set to 2 (640x200x2c), the display will start one pixel (mode 2) earlier than in the others video modes (0,1 and 3), thus shifting the scanlines 1 pixel mode 2 to the left. See <u>INKR timings</u> and <u>Appendix II</u> for more details.

The video RAM rasterization timings on a 40007 Gate Array and ASIC are not affected by the video mode. I haven't verified the 40008 version yet.

## Upper ROM

The RMR Bit3 (UR) is used to page the Upper ROM from #C000 to #FFFF in the CPU address space.

UR	#0000-#3FFF	#4000-#7FFF	#8000-#BFFF	#C000-#FFFF									
0			Upper ROM										
1	unaffected												

When the Upper ROM is enabled:

- all CPU read operations between #C000 to #FFFF will read the ROM.
- all CPU write operations between #C000 to #FFFF will affect the "underlying" RAM (depending on the MMR configuration).

You can select which Upper ROM is paged with the **Upper ROM register** at the I/O address **&DF00**. But, this register doesn't work exactly the same on the CPC and Plus :

#### Amstrad CPC

On the CPC, it's simple, you can select any logical ROM id from 0 to 255 and that's it:

The built-in Upper ROMs in a CPC are:

- **0** BASIC
- **7** AmsDOS (664, 6128 or 464 with DDI)

#### Amstrad Plus

The Plus has two ROMs systems:

- ROMs on a Romboard (or similar device) are assigned with a logical ROM id, from 0 to 127.
- ROMs on a cartdridge are assigned with a **physical ROM id**, from 0 to 31.

The ROM ID sent to the Upper ROM register at the I/O address &DF00 should be coded as shown in the table below:

7	6	5	4	3	2	1	0	Description	
0	L					L is a logical ROM ID from 0 to 127			
1	х	x x P			<b>P</b> is a physical ROM ID on the cartdridge from 0 to 31				

Physical ROM IDs with the green Burnin'Rubber cartdridge shipped with the Plus are:

- 0 : Firmware
- 1 : BASIC
- **2** : unused
- **3** : AmsDOS
- 4 : Burnin'rubber ROM 1/4
- 5 : Burnin'rubber ROM 2/4
- 6 : Burnin'rubber ROM 3/4
- 7 : Burnin'rubber ROM 4/4

A cartdridge can hold a maximum of 32 ROMs (512Kb, without hardware hacking on the cartdridge), with physical IDs from 0 to 31. Unlike the CPC, there's no ROMs built-in the Plus, it has all its system ROMs on the cartdridge, which is problem since the Firmware is designed to deal only with logical ROM IDs!

That's why some of the ROMs on the cartdridge are also assigned with a logical ROM ID, to maintain compatibility:

- Physical ROM 1 (BASIC) on the cartdridge is assigned to the logical ROM 0 too.
- Physical ROM 3 (AmsDOS) on the cartdridge is assigned to the logical ROM 7 too.

This way, the Firmware, BASIC and AmsDOS keep working on a Plus just like they did on a CPC, with logical ROM IDs. But there's something neat with this system: If you have a romboard on your Plus, you can setup a logical ROM 7 with ParaDOS (or whatever) and this will automagically override/disable the AmsDOS from the cartdridge! No hardware modifications are required like on the CPC. The AmsDOS remains accessible trough it's physical ROM ID but is no more assigned to the logical ROM 7.

#### Lower ROM

The RMR Bit2 (LR) control the lower ROM paging ON(0)/OFF(1).

#### Amstrad CPC

On a CPC, there's only one Lower ROM: the Amstrad Firmware. And it can only be paged in the lower 16Kb RAM space: #0000 to #3FFF (hence the name, Lower ROM:).

LR	#0000-#3FFF	#4000-#7FFF	#8000-#BFFF	#C000-#FFFF
0	Firmware ROM		unaffected	
1		unaffe	ected	

#### **Amstrad Plus**

On a Plus, it's getting a little bit more complicated. This bit still controls the Lower ROM paging ON(0)/OFF(1), but you can also use the **RMR2** register (only when the ASIC is unlocked) to configure which ROM **from the cartdridge** (you're no more limited to the only Firmware ROM) must be paged and where (you're not limited to the #0000 to #3FFF like the CPC).

The default setting of the RMR2 register is configured to page the Firmware ROM on the cartdridge from #0000 to #3FFF, just like a CPC would do, to maintain software compatibility.

In all cases, when the Lower ROM is enabled:

- all CPU read operations where the ROM is paged will, fortunatly, read the ROM.
- all CPU write operations where the ROM is paged will affect the "underlying" RAM (depending on the current <u>MMR</u> configuration).

#### RMR2

This register is only available on Plus machines and must be unlocked before being used (See the ASIC documentation for the unlock sequence).

The **RMR2** register extends the functionnalities of the **RMR** register about the Lower ROM mapping and also controls the ASIC I/O page mapping (between #4000 to #7FFF) as shown in the table below:

R	MR	22	LF	RM		ROM ID			ROM ID				ASIC/ROM	1 Mapping	
7	6	5	4	3		2	1	0	#0000-#3FFF	#4000-#7FFF	#8000-#BFFF	#C000-#FFFF			
1	0	1	0	0			Р		ROM P						
1	0	1	0	1			P			ROM P					
1	0	1	1	0			Р				ROM P				
1	0	1	1	1			Р		ROM P	ASIC I/O					

#### Exemple

```
; Enable the ASIC I/O page on &4000/&7FFF
; Select &00000/&3FFF as mapping area for the Lower ROM
ld bc,&7FB8; %101 11 000
out (c),c

; Disable the ASIC I/O page
; Select &00000/&3FFF as mapping area for the Lower ROM
ld bc,&7FA0; %101 00 000
out (c),c
```

#### Notes

- The physical ROM P is actually mapped in the CPU address space only if the RMR.LR bit is clear (0 ⇒ mapping ON). So you can use RMR.LR=%1 and RMR2.LRM=%11 to enable only the ASIC I/O page mapping without any Lower ROM mapped anywhere.
- You can only map the first 8 physical ROMs of the cartdridge as Lower ROM. To access physical ROM above 7, you have to use the Upper ROM mapping.

#### **MMR**

The MMR register is provided by the extended RAM expansion. On a 128Kb machine (ie. CPC6128) it is provided by the PAL chip. This register controls how the extended RAM is banked into the CPU address space.

#### RAM on the Amstrad

There's basically two types of RAM, the base 64Kb RAM and the extended RAM.

**The base 64Kb RAM** is the primary RAM available on all Amstrad CPC and Plus models. Beside the CPU, it can be used by other devices (CRTC & Gate Array for the video, DMA channels on the Plus machines). If you're familiar with the Amiga, it's like the chipram.

**The extended RAM** is provided either by the built-in PAL of 128K models or by some additionnal RAM expansion device connected to the Amstrad. This extended RAM is usually divided into 64Kb pages, each page is made of four 16Kb banks. The regular RMR register supports up to 8 pages, thus 512Kb of extended RAM. *Regular?* RAM expansions with more than 512Kb usually provide one, or more, custom RMR registers (located at differents I/O addresses, usually &7E00, &7D00, etc). One for each 512Kb block of additionnal memory. The extended RAM is only available to the CPU.

All 128K models (CPC6128, 6128Plus) have a built-in 64Kb RAM expansion. Any external RAM expansion plugged to a 128K

machine will automagically disable the built-in 64Kb RAM expansion! eg. a 6128 with a 256Kb RAM expansion will have 64Kb (it's base 64Kb RAM) + 256Kb of extended RAM (the external RAM expansion).

The extended RAM can only be used by the CPU! It is not possible to use it as video RAM or for running a DMA-List! Yeah... that sucks.

## Regular RMR Register

The table below shows the differents memory mapping configurations supported by the RMR register provided by the PAL on 128K machines.

МІ	MR		64K page		_		_		_		_		-		-		-		-		-		-		-		-		-		_		_		-		-		s	М	М		CPU Memor	y Mapping	
7	6		5	4	3		2	1	0	#0000- #3FFF	#4000-#7FFF	#8000- #BFFF	#C000- #FFFF																																
1	1			х			o	0	0	Bank <b>0</b> :Base 64Kb	Bank <b>1</b> :Base 64Kb	Bank <b>2</b> :Base 64Kb	Bank <b>3</b> :Base 64Kb																																
1	1			р			o	0	1	Bank <b>0</b> :Base 64Kb	Bank <b>1</b> :Base 64Kb	Bank <b>2</b> :Base 64Kb	Bank 3:Page p																																
1	1			р			0	1	0	Bank 0:Page p	Bank 1:Page p	Bank 2:Page p	Bank 3:Page p																																
1	1			р			0	1	1	Bank <b>0</b> :Base 64Kb	Bank 3:Base 64Kb	Bank <b>2</b> :Base 64Kb	Bank 3:Page p																																
1	1			р			1	ı	,	Bank <b>0</b> :Base 64Kb	Bank b:Page p	Bank <b>2</b> :Base 64Kb	Bank <b>3</b> :Base 64Kb																																

#### Base 64Kb RAM #3FFF | #4000 #BFFF | #C000 bank 0 bank 1 Extended RAM 128Kb machines have one 44Kb page of extended RAM built-in (page 0). This extended RAM is only available to the CPU. #0000 #3FFF | #4000 #7FFF | #8000 #BFFF | #C000 Page 0 bank 3 Page 1 bank 3 bank 3 Page 7

## Programming exemples

Accessing the extended 64Kb RAM on a 6128:

```
; &C4=%11 000 1 00 => bank 0 of page 0 is paged to &4000/&7FFF ld bc,&7FC4 out (c),c

; now all RAM Read/Write operations done by the CPU between &4000/&7FFF ; will access the bank 0/page 0 of the extended RAM.

; &C0=%11 000 0 00 => restore the base 64Kb RAM linear mapping. ld bc,&7FC0 out (c),c
```


## Memory mapping in the CPU address space

Each 16Kb blocks of the 64Kb CPU address space (&0000 to &FFFF) are configurable (with the RMR, RMR2, MMR and URR registers) and can be mapped with differents type of memories: ROM, RAM or the ASIC I/O page on the Plus.

All other devices doing RAM access (eg. Gate Array, ASIC DMAs) are unaffected by this mapping and always use the base 64Kb RAM of the CPC/Plus (the Gate Array read 2 bytes from the base 64Kb RAM every microseconds to generate the RGB video signals. The 3 ASIC-DMAs also read 2 bytes each from the base 64Kb RAM while the HSync is active).

Because it is possible to map differents memory types in the same CPU address space at the same time, each memory type have a priority. When the CPU is reading from or writing to an address, only the memory type with the highest priority will respond to the CPU.

CPU access						
Priority	CPU Read	CPU Write				
1	ROM					
2	ASI	C I/O				
3	Extra RAM banks					
4	Base 64	łKb RAM				




Once and for all: **The memory mapping features only affect the CPU address space!** When the Gate Array is rasterizing the RAM to produce the RGB video signals, it can only use the base 64k RAM and nothing else. You can not use ROM or extended RAM as video-RAM! (Yeah, that's too bad, I know...:).

### **Pinout**

## 40008, 40010

The 40008 is an improved version of the 40007 and came up with the CPC 664. The 40010 is again an improved version and came up with the CPC 6128. Both versions are pinout compatible.

Pinout	In/Out	Name	Description
4	OUT	CCLK	
5	OUT	SYNC	
6	IN	VDD1	
7	IN	RESET	
8	OUT	BLUE	
9	IN	DISPEN	
10	OUT	GREEN	
11	IN	HSYNC	
12	OUT	RED	
13	IN	VSYNC	
14	OUT	/CPU	
15	IN	VSS1	
16	OUT	/CAS	
17	IN	/MERQ	
18	IN	/IORQ	
19	OUT	/PHI	
20	IN	/M1	
21	IN	/RD	
22	OUT	READY	
23	OUT	/244EN	
24	IN	CK16	
25	IN	VDD2	
26	IN	VSS2	
27	OUT	/ROMEN	
28	IN	A15	
29	OUT	/RAMRD	
30	IN	A14	
31	OUT	/CASAD	
32	OUT	/INTERRUPT	
33	OUT	/MWE	
34	OUT	/RAS	
35	IN/OUT	D0	
36	IN	VSS3	
37	IN/OUT	D1	
38	IN/OUT	D2	
39	IN/OUT	D3	
40	IN/OUT	D4	
1	IN/OUT	D5	
2	IN/OUT	D6	
3	IN/OUT	D7	



## 40007

The 40007 Gate Array is the one built-in the firsts CPC 464. It is not pinout compatible with the later one (40008 and 40010). Note that the last CPC 464 produced by Amstrad were fitted with a 40008 since the quality of the original 40007 was not very good.

CPUADDR 1		40 MA0/CCLK
READY 2		39 PHI
CAS 3		38 Vcc1
244EN 4	-	37 RESET
MWE 5		36 RED
CASADDR 6	-	35 GND
RAS 7	CATE ADDAY	34 GREEN
XTAL 8	GATE ARRAY	33 Vcc2
Vcc2 9		32 BLUE
INTERRUPT 10	40007 (CPC464)	31 D7
SYNC 11	(010404)	30 D6
ROMEN 12	AMSTRAD	29 D5
RAMRD 13	AWSTRAD	28 D4
HSYNC 14		27 D3
VSYNC 15		26 D2
TORQ 16		25 D1
M1 17		24 D0
MERQ 18		23 DISPEN
RD 19		22 Vcc1
A15 20		21 A14

Pinout	In/Out	Name	Description
1	OUT	/CPUADDR	Control Process Unit ADDress. 1MHz clock signal for the AY3 and indicate which of the CPU or Gate Array have access to the RAM.
2	OUT	READY	
3	OUT	/CAS	Column Address
4	OUT	/244EN	244 Enable
5	OUT	/MWE	Memory Write Enable
6	OUT	/CASADDR	CAS Address
7	OUT	/RAS	Row Address
8	IN	XTAL	16MHz clock
9	IN	VCC2	5 volts
10	OUT	/INTERRUPT	3.3ms active low pulse to trigger a maskable interrupt on the CPU
11	OUT	/SYNC	SYNCHronization (video)
12	OUT	/ROMEN	ROM ENable
13	OUT	/RAMRD	RAM ReaD
14	IN	HSYNC	Horizontal SYNCHronization (CRTC)
15	IN	VSYNC	Vertical SYNCHronization (CRTC)
16	IN	/IORQ	Input/Output ReQuest (CPU)
17	IN	/M1	Pulse signal which indicate the CPU issued an INT request (CPU)
18	IN	/MERQ	MEmory ReQuest (CPU)
19	IN	/RD	ReaD (CPU)
20	IN	A15	Used for the I/O port address decoding
21	IN	A14	Used for the I/O port address decoding
22	IN	Vcc1	5 volts
23	IN	DISPEN	DISPlay ENable (CRTC)
24	IN/OUT	D0	DATA Bit
25	IN/OUT	D1	DATA Bit
26	IN/OUT	D2	DATA Bit
27	IN/OUT	D3	DATA Bit
28	IN/OUT	D4	DATA Bit
29	IN/OUT	D5	DATA Bit

30	IN/OUT	D6	DATA Bit
31	IN/OUT	D7	DATA Bit
32	OUT	BLUE	
33	IN	Vcc2	5 volts
34	OUT	GREEN	
35	IN	GND	GrouND
36	OUT	RED	
37	IN	/RESET	
38	IN	Vcc1	5 volts
39	OUT	/PHI	4MHz CPU clock
40	OUT	MA0/CCLK	1MHz RAM refresh clock

## The Gate Array Simulator

source: CPC-Wiki [http://www.cpcwiki.eu/index.php/CPC\_Prototypes]

The Gate Array was the only component of the Amstrad CPC, which was not a standard one but developed by Amstrad. Before it could be produced as a single chip, they had to make tests with a prototype, which was a single print on top of the actual motherboard.



## **Appendix**

## I: RGB outputs

## Gate Array on the Amstrad CPC

If you take a close look at the RGB outputs of the Gate Array (on a real Amstrad CPC), you should notice that there's really strange things happening there...

#### Half intensity

The Gate Array is known to work with a 3 states logic to produce the R,G and B signals:

- State 3: Full intensity (100%)
- State 2: Half-intensity (50%)
- State 1: Null intensity (0%)

So we get 3x3x3=27 colors from this. Clean and simple eh?

First, that half-intensity is clearly not that half at all (look at the RGB values in the INKR table above and try to catch a 50% if you can :) and each of the Red, Green and Blue signals also have their own half intensity levels! And the Green half intensity level is significantly greater than the Red and Blue half intensity.

Moreover, if you look at the half intensity on all the colors range, from color 0 (black) to 26 (white), you will notice that the closer you get from color 26 (white), the half intensity levels are all slowly increasing.


## Luminance

Ideally, the luminance should be a nice wave ramp. But since the green half intensity level is greater than the two others, it also affect the luminance by introducing 2 smalls discontinuities in the ramp.


#### Monitor

The monitor also affect the video signals because of it's load impedance [http://en.wikipedia.org/wiki/Input\_impedance]. Depending on the monitor, the signals levels will be significantly reduced (all by the same amount fortunately) and their shape will be affected as well (the clean square waves will be smoothed and won't have fast and straight transitions anymore).

Moreover, the Gate Array is not isolated or protected from whatever is plugged in the video output connector. Therefore, a faulty monitor could eventually blow up the Gate Array and other electronic parts in the CPC.




Circuit diagrams: CPC 6128 and 664



Circuit diagrams: CPC 464


The only differences with the 464 RGB outputs are those 3 capacitors which will filter hifrequency noise on the RGB signals and some differents resistors values (but it doesn't make any significant changes on what you see on the screen).

#### CPC 464 Circuit Diagram : Gate Array video outputs



## RGB levels of a 40010 Gate Array

RGB signals measured directly on the outputs (pins 8,10 & 12) of a Gate Array 40010 (with a CTM644 plugged in and switched ON).





#### RGB levels of a 40008 Gate Array

I don't have any CPC with a 40008.

## RGB levels of a 40007 Gate Array

RGB signals measured directly on the outputs (pins 32, 34 & 36) of a Gate Array 40007 (with a CTM644 plugged in and switched ON).





### RGB levels of a Costdown Gate Array

I don't have any costdown CPC.

#### 3x4bits DAC on the Amstrad Plus

Measurement is planned, come back later again :)

## II: VRAM Rasterization timings

(todo)

#### Tested:

- One Amstrad 6128Plus: not affected
- One CPC 464 with 40007 Gate Array: not affected
- Many CPC 6128 with a 40010 Gate Array: affected by video mode (no matter what the CRTC type is).

#### Todo:

- CPC with a 40008 Gate Array: ?
- Test with more CPC and Plus to verify if all GA versions behave the same.

### Test program


Just type this little BASIC program and RUN it (or download it as DSK file):


```
10 MODE 2:INK 0,0:PAPER 15:WINDOW 30,50,1,25:CLS
20 FOR i=1 TO 15:INK i,26:NEXT
30 RESTORE 40:FOR i=0 TO 21:READ d:POKE &8000+i,d:NEXT:CALL &8000
40 DATA &F3,&01,&8E,&7F,&ED,&49,&06,&0E
41 DATA &10,&FE,&01,&8C,&7F,&ED,&49,&06
42 DATA &00,&10,&FE,&00,&18,&EB
```

The lines of DATA correspond to this tiny assembly routine:

```
org &8000
        di
                        ; prevent the firmware interrupt
                        ; to kick in
loop
       ld bc,&7F8E
                        ; switch to video mode 2
        out (c),c
       ld b,14
                        ; wait to sync with the
        djnz $
                        ; HSync period (64us)
       ld bc,&7F8C
                        ; switch to video mode 0
       out (c),c
        ld b,13
        djnz $
        nop
                        ; infinite loop
        jr loop
```

On a 40010 Gate Array, the right and left egdes of the white box wont be straight:





# III: INKR timings

# IV: RGB Pixels

documentations/devices/gatearray.txt  $\cdot$  Last modified: 2009/10/09 11:01 by grim