


- H1 MountingHole
- H2 MountingHole
- H3 MountingHole
- H4 MountingHole



<https://www.latticesemi.com/en/Products/FPGAandCPLD/ICE40>

<http://www.latticesemi.com/-/media/LatticeSemi/Documents/UserManuals/EI/icestickusermanual.pdf>

http://www.latticesemi.com/-/media/LatticeSemi/Documents/DataSheets/ICE/FPGA-DS-02029-3-5-ICE40-LP-HX-Family-Data-Sheet.ashx?document_id=49312

https://www.latticesemi.com/-/media/LatticeSemi/Documents/PinPackage/PackageDiagrams.ashx?document_id=213

×



Sheet: /
File: ice40_breakout.sch

Title:


Size: A4
KiCad E.D.A. kicad 5.1.0

Date:

Rev:
Id: 1/6



Bank Power	
ICE40HX4K-TQ144	
+3V3	30 VCCIO_3[2]
GNDPLL_0	53 GNDPLL0
VCCPLL_0	54 VCCPLL0
+3V3	57 VCCIO_2[2]
+3V3	100 VCCIO_1[2]
D13	108 VPP_2V5
CDBU5020	109 VPP_FAST
+1V2	111 VCC[4]
VCCPLL_1	126 VCCPLL1
GNDPLL_1	127 GNDPLL1
+3V3	131 VCCIO_0[2]
133	NC[7]
GND	140 GND[9]
U1F	



Sheet: /User Interface/
File: ui.sch

Title:

Size: A4
KiCad E.D.A. kicad 5.1.0


Date:

Rev:



Id: 3/6

Bank 1


ICE40HX4K-TQ144



U1C



U2



Sheet: /SRAM Memory/
File: sram.sch

Title:

Size: A4

Date:





KiCad E.D.A. kicad 5.1.0

Rev:

Id: 4/6


Bank 2

ICE40HX4K-TQ144





Bank 3

ICE40HX4K-TQ144



Arduino Uno like Header with 5V signal level



In the case MAX11614 is not available, MAX11615 can be placed. In this case, FB7 must not be placed, but FB8 instead. Also the I2C levelshifter transistors and the 5 V pull ups must not be placed.

Sheet: /Header/
File: header.sch

Title:

Size: A4
KiCad E.D.A. kicad 5.1.0

Date:

Rev:
Id: 6/6