

# MSc. Embedded System Design

VHDL LAB REPORT

# SPI MASTER COMMUNICATION PROTOCOL

Under the Guidance of Prof. Dr.-Ing. Kai Müller

Submitted by,

Name: Joe Joseph Nelson Matriculation No. : 38750

# **Table of Contents**

1. Aim	1
2. Introduction	
3. VHDL CODE	2
3.1 Source Code:	2
3.2 Test bench file	5
4. VHDL Code explanation	7
4.1. Libraries:	7
4.2. Entity Declaration:	7
4.3. Architecture	7
4.3.1. Types and Signals:	7
4.3.2. Constants and Subtypes:	7
4.3.3. Processes:	8
5. Simulation Result	9
6. Conclusion	9

# 1. Aim

To design and simulate SPI (Serial Peripheral Interface) communication protocol for Master as state machines in VHDL with parameters CPOL=0 and CPH=1.

# 2. Introduction

Serial Peripheral Interface or SPI is a synchronous serial communication protocol that provides full – duplex communication at very high speeds. It uses a dedicated clock signal to synchronize the transmitter and receiver or Master and Slave. An SPI Master Transmission protocol is designed in programmable logic as VHDL program. A state diagram is designed using fizzim which is illustrated in fig. 1 below.




Figure 1 Timed State Machine

- The default state for Master is sidle with rising edge of bclk(clock) and resetn = '0'. In state sidle, done and scsq\_i are set. When start = '1', the next\_state (next state) will be set to sstartx. But transition to next state will done only on the rising edge of bclk.
- During transition, the signals count and wr\_buf are initialized.
- In state sstartx, only the next state is set to sstart\_lo (start low).
- At state sstart\_lo, sclk\_i = '1' so that at the next rising edge of clock sclk should be '1'. It is same with sdo\_i and sdo. But sdo\_i is set with the MSB of wr\_buf.
- The count value will decrement when transition occurs from state sstart\_lo to state sclk\_hi.
- At state sclk\_hi, sdo\_i is set with the value of MSB of wr\_buf. And next state is set to sclk\_lo. During the transition, value of rd\_buf is shifted left and appended with sdi to LSB. Value of wr\_buf is also shifted left so that next bit to be transferred to sdo\_i is at MSB.
- Now the state machine will toggle between states sclk\_hi and sclk\_lo until the count value becomes '0'. The value of sclk\_i is set while toggling between states so that the clock should be high when it is in state sclk\_hi and it should be low in state sclk\_lo.
- Each bit transferred is available at the output both when sclk is high and low. The slave reads the value at the falling edge of the clock only.
- Last bit to be transferred is sent to sdo\_i in state sstop\_hi.
- After the end of transmission, the chip select is disabled by setting value to scsq\_i in state sstop\_lo. Subsequently, at the rising edge of clock it returns to state sidle.
- The size of bits to be transferred is generalized as USPI\_SIZE bits. It can be any size. We have considered USPI\_SIZE='8' bits.

# 3. VHDL CODE

#### 3.1 Source Code:

```
start : in std logic;
             done : out std logic;
             scsq : out std logic;
             sclk : out std logic;
             sdi : in std logic;
             sdo : out std logic;
             sndData : in std logic vector (USPI SIZE- 1 downto 0);
             rcvData : out std logic vector (USPI SIZE - 1 downto 0)
end spims;
architecture Behavioral of spims is
TYPE State type IS (sidle, sstartx, sstart lo, sclk hi, sclk lo, sstop hi,
sstop lo);
SIGNAL state, next state : State type;
SIGNAL sclk_i, scsq_i, sdo_i : std_logic;
SIGNAL wr_buf : std_logic_vector (USPI_SIZE - 1 downto 0);
SIGNAL rd buf : std logic vector (USPI SIZE - 1 downto 0);
SIGNAL count : integer RANGE 0 to USPI SIZE - 1;
CONSTANT CLK DIV : integer := 4;
SUBTYPE ClkDiv type IS integer RANGE 0 to CLK DIV-1;
SIGNAL spi clkp : std logic;
begin
    rcvData <= rd buf;</pre>
    --clock division
    clk d : PROCESS (bclk)
    VARIABLE clkd cnt : ClkDiv type;
    BEGIN
        IF rising edge (bclk) THEN
            spi clkp <= '0';
            IF resetn = '0' THEN
                clkd cnt := CLK DIV-1;
            ELSIF clkd cnt =0 THEN
                spi clkp <= '1';
                clkd cnt := CLK DIV-1;
            ELSE
                clkd cnt :=clkd cnt -1;
            END IF;
        END IF;
    END PROCESS clk d;
    -- spi sequential logic
    sseq_p : PROCESS(bclk)
    BEGIN
        IF rising edge (bclk) THEN
            IF resetn = '0' THEN
                 state <= sidle;</pre>
                 count <= USPI SIZE-1;</pre>
            ELSIF spi clkp <= '1' THEN
                 IF next state = sstartx THEN
                     wr buf <= sndData;
                     count <= USPI SIZE-1;</pre>
                 ELSIF next state = sclk hi THEN
                    count <= count-1;</pre>
                ELSIF next_state = sclk_lo THEN
   wr_buf <= wr_buf (USPI_SIZE-2 downto 0) & '-';</pre>
                     rd buf <= rd buf (USPI SIZE-2 downto 0) & sdi;
                 ELSIF next state = sstop lo THEN
```

```
rd buf <= rd buf (USPI SIZE-2 downto 0) & sdi;
                 END IF;
                 state <= next state;</pre>
                 scsq <= scsq_i;</pre>
                 sclk <= sclk i;</pre>
                 sdo <= sdo i;
             END IF;
        END IF;
    END PROCESS sseq p ;
    -- spi combinational logic
    scmb p : PROCESS(state, start)
    BEGIN
        next state <= state;</pre>
        scsq_i <= '0';
        done <= '0';
        scsq_i <= '0';
sclk_i <= '0';</pre>
        sdo_i <= '0';
        CASE state IS
             WHEN sidle =>
                 done <= '1';
                 scsq_i <= '1';
                 IF start = '1' THEN
                    next state <= sstartx;
                 END IF;
             WHEN sstartx =>
                next state <= sstart lo;
             WHEN sstart lo =>
                 sclk i <= '1';
                 sdo i <= wr buf( USPI SIZE-1);</pre>
                next state <= sclk hi;
             WHEN sclk hi =>
                 sdo i <= wr buf( USPI SIZE-1);</pre>
                 next state <= sclk lo;</pre>
             WHEN sclk lo =>
                 sdo i <= wr buf( USPI SIZE-1);</pre>
                 sclk i <= '1';
                 IF count=0 THEN
                    next state <= sstop hi;
                     next_state <= sclk hi;</pre>
                 END IF;
             WHEN sstop hi =>
                 sdo i <= wr buf ( USPI SIZE-1);
                 next state <= sstop lo;
             WHEN sstop lo =>
                 scsq i <= '1';
                 next state <= sidle;</pre>
        END CASE;
    END PROCESS scmb p ;
end Behavioral;
```

#### 3.2 Test bench file

```
______
-- Company: Univ. Bremerhaven
-- Engineer: Joe Joseph Nelson
-- Create Date: 27/06/2021
-- Description: SPI Transmitter for (CPOL=0, CPHA=1)
-----
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity spims tb is
end spims tb;
architecture Behavioral of spims tb is
COMPONENT spims is
    GENERIC ( USPI SIZE : integer := 16);
    PORT ( resetn : in std logic;
              bclk : in std logic;
              start : in std logic;
              done : out std logic;
              scsq : out std logic;
              sclk : out std logic;
              sdi : in std logic;
              sdo : out std logic;
              sndData : in std logic vector (USPI SIZE- 1 downto 0);
              rcvData : out std logic vector (USPI SIZE - 1 downto 0)
              );
end COMPONENT spims;
CONSTANT SPI NBITS : integer := 8;
SIGNAL resetn : std logic := '1';
SIGNAL resetn : std_logic := '1';

SIGNAL bclk : std_logic := '0';

SIGNAL start : std_logic := '0';

SIGNAL done : std_logic := '0';

SIGNAL scsq : std_logic := '0';

SIGNAL sclk : std_logic := '0';

SIGNAL sdi : std_logic := '0';

SIGNAL sdo : std_logic := '0';
SIGNAL sdo : std_logic := '0';
SIGNAL rcvData : std logic vector(SPI NBITS-1 downto 0) := x"00";
CONSTANT clk_period : time := 10 ns;
begin
    uut : spims
    GENERIC MAP (USPI SIZE => SPI NBITS)
    PORT MAP (resetn => resetn,
                   bclk => bclk,
                   start => start,
                   done => done,
                   scsq => scsq,
                   sclk => sclk,
```

```
sdi => sdi,
                 sdo => sdo,
                 sndData => sndData,
                 rcvData => rcvData
    );
    clk p : PROCESS
    BEGIN
       bclk <='0';
        wait for clk period / 2;
        bclk <= '1';
wait for clk_period / 2;
    END PROCESS clk p;
    sdi <= NOT sdo;
    stim p : PROCESS
    BEGIN
       wait for clk period;
       resetn <='0';
       wait for clk_period;
       resetn <='1';
       wait for clk_period;
        start <='1';
        wait for clk period * 5;
        start <='0';
        wait for clk_period * 100;
        report " spims test bench finished";
        wait ;
    END PROCESS stim p;
end Behavioral;
```

# 4. VHDL Code explanation

## 4.1. Libraries:

To use all the components of the package STD\_LOGIC\_64, part of library IEEE "use" statement is used. And "Library" statement is used to declare IEEE is a library. So that complier will not get confused

# 4.2. Entity Declaration:

Entity named **spims** is declared which represents all the external interfacings and ports. The input and output ports declared in the entity **spims** are:

bclk : A bus clock signal

resetn : reset signal (active low)start : signal to start transmission

• sdi : serial data in

sndData: A vector containing data to be sent

• done : Indicates transmission is done

scsq : SPI chip select signal

sclk : serial clocksdo : serial data out

rcvData: A vector containing data to be received

#### 4.3. Architecture

Architecture is a description of the inner design operation. All the required signals are declared and initialized in the architecture block. In addition it contains the processes that contains the operational logic.

## 4.3.1. Types and Signals:

A user defined type state\_type is declared which represents the states of the system namely, sidle, sstartx, sstart\_lo, sclk\_hi, sclk\_lo, sstop\_hi and sstop\_hi.

The architecture block contains the following signal:

- Signals **state**, and **next\_state** are of state\_type.
- Count of type count type.
- wr\_buf and rd\_buf of type standard logic vector.
- sclk\_i, scsq\_i, and sdo\_i of type standard logic

## 4.3.2. Constants and Subtypes:

This program uses a constant called MAX\_COUNT, which is assigned a value of 10 and a subtype ranging from 0 to MAX\_COUNT -1.

#### 4.3.3. Processes:

SPI Master module consists of 3 process:

1. **clk\_d**: This process performs clock division by 3. It provides a clock signal in spi\_clkp for every 3 cycles of bclk.

#### 2. **sseq\_p**:

- It consists of sequential logic process.
- Any changes for resetn will occur only on the rising edge of the bclk(clock).
- When the value of resetn='0', then the present state will be set to default state sidle.
- As the bclk(clock) is divided by 3 in the process clk\_d, the change in any scsq, sclk, sdo, and state will occur only when spi\_clkp is high. The clock division is done to make the data transfer visible to naked eye when configured with hardware.
- Initialization of wr\_buf and count is done during transition to state sstartx, is initialized in this sequential process.
- The changes in wr\_buf, count and rd\_buf which occur during transition as stated in state diagram is also done in the sequential process.
- Since the process is reading the values of bclk, resetn, count, next\_state, sndData, scsq\_i, sclk\_i, sdo\_i and spi\_clkp, it is necessary to mention it in the sensitivity list.

#### 3. **scmb\_p**:

- It consists of combinational logic process with state transition conditions.
- Default values for outputs done, next\_state, scsq\_i, sclk\_i and sdo\_i are defined so that unwanted latches are not synthesized in the hardware.
- State transitions are implemented with CASE statements, where scsq\_i, sclk\_i, sdo\_i and next\_state is set with appropriate values at different states.
- Transition to state sstartx will only take place when start = '1'. If start = '0' then state machine will stop. This is to prevent endless state transitions. The value of start will become 0 when the all the data bits are transferred.
- Since the process is reading the values of state, start, count and wr\_buf, it is necessary to define it in the sensitivity list of process.

# 5. Simulation Result




Figure 2 Output waveforms

# 6. Conclusion

The designing and simulation of VHDL program to implement serial peripheral interface communication protocol master transmission in programmable logic is done.