Chapter 3: Computer Organization Fundamentals


Prof. Ben Lee
Oregon State University
School of Electrical Engineering and Computer Science

Chapter Goals

- Understand the organization of a computer system and its components.
- Understand how assembly instructions are executed on the processor.

Ch. 3: Computer Organization Fundamentals





Ch. 3: Computer Organization Fundamentals

Memory

- Random Access Memory
- Holds instrutions (program) and data
 - Unified
 - Separate instruction and data memory
- Organized into consecutive addressable memory words.
- I memory word
 - Memory data size
 - $^{\circ}$ Size of the information accessed by the CPU (CPU register size)
 - Manufacturer's definition

Ch. 3: Computer Organization Fundamentals

Registers


Some important registers:


- PC (Program Counter) holds the address of the next inst. to be fetched from memory
- MAR (Memory Address Register) holds the address of the next instruction or data to be fetched from memory.
- MDR (Memory Data Register) hold the information (word) to be sent to/from memory.
- AC (accumulator) a special register which holds the data to be manipulated by the ALU.
- IR (Instruction Register) holds the instruction to be decoded by the Control Unit (CU).

Ch. 3: Computer Organization Fundamentals

5

A Pseudo-CPU Instruction Format opcode address ALU AC Internal Data Bus MDR MAR PC Internal CU To/from memory control and I/O devices signals $\prod \cdots \prod$ External control signals Ch. 3: Computer Organization Fundamentals





Fetch and Execute Cycle

- A series of steps (i.e., micro-operations) a computer takes to fetch and execute one instruction.
 - Each micro-operation requires a clock cycle.
- Fetch and execute cycle => Instruction Cycle.
- Number of micro-operations required to fetch an instruction is usually the same.
- Number of micro-operations required to execute each instruction differs depending on
 - Complexity of the instruction
 - e.g., Multiply takes longer than Add
 - Available hardware
 - e.g., Multiplier vs. no multiplier hardware

Ch. 3: Computer Organization Fundamentals

9

Fetch Cycle

Go to beginning of Execute cycle


- Need to describe what has to happen in each cycle.
- Will use register transfer operations to describe the movement of data.


Fetch Cycle


```
Step I: MAR \leftarrow PC
Step 2: MDR \leftarrow M(MAR) ; Transfer the content of memory ; pointed to by MAR
Step 3: IR \leftarrow MDR (opcode), MAR \leftarrow MDR (address)
Step 4: PC \leftarrow PC + I
```

Note: Steps 2 and 4 can be performed at the same time.

 $Ch.\,3: Computer\ Organization\ Fundamentals$










Execute Cycle


- Execute cycle depends on the instruction
- Will describe execute cycle based on the following basic instruction:
 - Data transfer Instructions
 - LDA x (Load Accumulator)
 - STA x (Store Accumulator)
 - Arithmetic and Logical Instructions
 - ADD x (Add to accumulator)
 - Control Transfer
 - J x (Jump to x)
 - BNE x (Branch conditionally to x)


 $Ch.\,3: Computer\ Organization\ Fundamentals$



























































Hard Way

- MDR doe not have the capability to decrement itself.
- So must use ALU through AC.
- AC needs to be saved so that it is not overwritten.

Execute Cycle

```
Step I:
           MDR \leftarrow M(MAR)
                                             ; Read effective address (EA)
           Temp \leftarrow AC
                                             ; Save AC in Temp
Step 2:
          AC \leftarrow MDR
Step 3:
          AC ← AC - I
Step 4:
                                             ; Decrement EA
Step 5:
          MDR \leftarrow AC
Step 6:
          AC ← Temp
                                             ; Restore AC
Step 7:
          M(MAR) \leftarrow MDR
                                             ; Store it back in x
Step 8:
           MAR \leftarrow MDR
           MDR \leftarrow M(MAR)
Step 9:
                                             ; Read operand
Step 10: AC ← MDR
                                             ; Move operand to AC
```

 Can you think of a way to perform LDA (x)+ (Load Accumulator Indirect with Post-increment)?

 $Ch.\,3: Computer\ Organization\ Fundamentals$

