



Chapter 8: Atmel's AVR 8-bit Microcontroller Part 3 – Microarchitecture

Prof. Ben Lee
Oregon State University
School of Electrical Engineering and Computer Science

Chapter Goals

- Understand what basic components needed and how they are interconnected to implement a datapath to perform data transfer and processing.
- Design a control unit to provide appropriate signals to the various components to control the operations within the datapath.

Contents

- 8.1 Microarchitectrue
- 8.2 Instruction Format
- 8.3 Components in the Basic Datapath
- 8.4 Multi-cycle Implementation
- 8.5 Execution of More Complex Instructions
- 8.6 Control Unit Design
- 8.7 Finite State Implementation of the Control Unit
- 8.8 Pipeline Implementation

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

3

8.1 Microarchitecture

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

4

AVR Datapath

- Fetch - get the next instruction from memory.
- Execute - figure out what to do with it and do it.

This is how all CPUs work!

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

5

AVR Control Unit

- Makes the Fetch/Execute happen
 - Controls the fetch (of instruction)
 - Decodes instructions
 - Controls execution of instructions
- Two basic types
 - Hardwired (fast)
 - Microprogrammed (flexible)

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

6

8.2 Instruction Format

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

7

AVR Instruction Format

Two-operand format

----	--rd	dddd	rrrr
------	------	------	------

(e.g., ADD, CP, MOV, etc.)

I/O format

----	-AAd	dddd	AAAA
------	------	------	------

(e.g., IN, OUT)

Displacement format

--q-	qq-d	dddd	-qqq
------	------	------	------

(e.g., LDD, STD)

Immediate format

----	KKKK	dddd	KKKK
------	------	------	------

(e.g., LDI, ANDI, ORI, etc.)

One-operand format

----	--d	dddd	----
------	-----	------	------

(e.g., INC, DEC, COMP, etc.)

PC-relative format

----	kkkk	kkkk	kkkk	k12
------	------	------	------	-----

----	--kk	kkkk	k---	k7
------	------	------	------	----

(e.g., RJMP, RCALL, BRcc, etc.)

Direct format

----	--k	kkkk	--k
kkkk	kkkk	kkkk	kkkk

(e.g., JMP, CALL)

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

8


8.3 Components in the Basic Datapath

Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

9

Basic AVR Datapath

Two stages:
Fetch and Execute



Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

10


Registers

- PC – Program Counter
- IR – Instruction Register
- DMAR – Data Memory Address Register
- NPC – Next PC

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

11


Memories




Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

12

Sign-Extension & Zero-Fill




Sign-Extension & Zero-Fill



Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

14

ALU



Performs 8-bit operations.


Operation	Description	ALU.f
Arithmetic Operations		
$Result = A + B$	Add	0000
$Result = A + B + C$	Add with carry (C)	0001
$Result = A + B + 1$	Subtract	0010
$Result = B + 1$	Negate	0011
$Result = A + 1$	Increment	0100
$Result = A - 1$	Decrement	0101
$Result = A$	Move A	0110
$Result = B$	Move B	0111
Logic Operations		
$result = A \wedge B$	AND	1000
$result = A \vee B$	OR	1001
$result = A \oplus B$	Exclusive-OR (EOR)	1010
$result = \bar{B}$	Complement	1011
$result = B - 1$	Decrement	1100

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

15

Alignment Unit


Maps bits in the Instruction Format to fields needed by the datapath



Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

16

Register Address Logic




Maps opcode, A, Rd, and Rr
to rA, rB, wA, and wB.

RAL automatically generates X, Y, and Z based on opcode.


Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

17

Register File




Address Register read in
one cycle (e.g., X-, Y-, or Z).



Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

18

Address Adder



Operation	Description	Adder_f
$Result = A + B$	Add	00
$Result = A + 1$	Increment	01
$Result = A - 1$	Decrement	10
$Result = A$	Move A	11


Generates target addresses for branches and jumps.

Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

19

MUXs

Routes information from one part of the datapath to another



Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

20

8.4 Multi-cycle Implementation


Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

21

Fetch and Execute Stages

Spends one cycle in the Fetch stage to fetch an instruction.


Spends **one or more cycles** in the Execute and Fetch stages to execute an instruction.



Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

22

Multi-cycle Implementation




Instruction cycles (Fetch and Execute)
executed sequentially.

Will see pipeline implementation later.

Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

23

Fetch Cycle



Stage	Micro-operations
IF	$IR \leftarrow M[PC]$, $PC \leftarrow PC + 1$, $NPC \leftarrow PC + 1$

Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

24


Execute Cycle

- Depends on the instruction
 - Arithmetic and Logic
 - Data transfer
 - Branch and jump
- Different parts of the datapath are activated.

Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

25

Arithmetic and Logic Instructions




Op Rd, Rr
Op Rd, K
Op Rd

Stage	Micro-operations		
	Binary	Immediate	Unary
EX	Rd \leftarrow Rd op Rr	Rd \leftarrow Rd op K	Rd \leftarrow op Rd

Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

26


Data Transfer: MOV (8-bit)



Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

27


Data Transfer: MOVW (16-bit)




Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

28

Data Transfer: IN



Data Transfer: OUT



Load and Store


- Uses Address Register (AR): X-, Y-, and Z-register.
 - Displacement
 - Pre-decrement
 - Post-increment

Load and Store Instructions				
Stage	Micro-operations			
	Normal	Displacement	Pre-Decrement	Post-Increment
EX1	DMAR \leftarrow AR	DMAR \leftarrow AR+q	DMAR \leftarrow AR-1, AR \leftarrow AR -1	DMAR \leftarrow AR, AR \leftarrow AR +1
EX2	Loads		Stores	
	Rd \leftarrow M[DMAR]		M[DMAR] \leftarrow Rr	

Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

31



Indirect Load and Store – EX1




$$\begin{aligned} rA &= AR_h \\ rB &= ARI \end{aligned}$$

Load and Store Instructions				
Stage	Micro-operations			
	Normal	Displacement	Pre-Decrement	Post-Increment
EX1	DMAR \leftarrow AR	DMAR \leftarrow AR+q	DMAR \leftarrow AR-1, AR \leftarrow AR -1	DMAR \leftarrow AR, AR \leftarrow AR +1
EX2	Loads		Stores	
	Rd \leftarrow M[DMAR]		M[DMAR] \leftarrow Rr	


32




Indirect lw Post.- EX1




Load – EX2




Store – EX2



PC-relative Branch – EX1



Jump Direct – EX1




Branch and Jump Instructions		
Stage	Micro-operations	
	PC-relative	Direct
EX1	If (flag) then $PC \leftarrow NPC + se_k$	$NPC \leftarrow M[PC]$
EX2		$PC \leftarrow NPC$

Ch. 8 Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

39


Jump Direct – EX2



Branch and Jump Instructions		
Stage	Micro-operations	
	PC-relative	Direct
EX1	If (flag) then $PC \leftarrow NPC + se_k$	$NPC \leftarrow M[PC]$
EX2		$PC \leftarrow NPC$

40

Jump Indirect – EX1



Branch and Jump Instructions			
Stage	Micro-operations		
	PC-relative	Direct	Indirect
EX1	If (flag) then $PC \leftarrow NPC + se\ k$	$NPC \leftarrow M[PC]$	$PC \leftarrow Z$
EX2		$PC \leftarrow NPC$	

41

8.5 Execution of More Complex Instructions

Enhanced AVR Datapath

Additional Registers:

RAR – Return Address Register

MDR – Memory Data Register

PMAR – Program Memory Address Register

Concatenation

$PC = PCh \parallel PCI$

$RAR = RARh \parallel RARI$

Additional MUXs:

MUXD

MUXE


MUXI

DEMUX

SP Manipulation:

Increment/Decrement Unit

Stage	Micro-operations
IF	$IR \leftarrow M[PC]$, $PC \leftarrow PC + 1$, $NPC \leftarrow PC + 1$, $RAR \leftarrow PC + 1$



43

Control Signals

3 ways to latch PC

$PC: PC_en$


$PCh: PCh_en$

$PCI: PCI_en$

Only one can be enabled at a time.

CAU => Control Unit
+ Alignment Unit

Operation	Description	Inc.Dec
SP+1	Increment	0
SP-1	Decrement	1



44

8.6 Control Unit Design

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

45

Instructions Considered

Representative AVR Instructions for Control Unit Design				
Category	Mnemonics	Description	Operation	Flags
ALU	ADD Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H
	ORI Rd, K	Logical OR Register and Constant	Rd ← Rd ∨ K	Z,C,N,V,H
Data Transfer	LD Rd, Y	Load Indirect	Rd ← M[Y]	None
	ST Y, Rr	Store Indirect	M[Y] ← Rr	None
Branch	BREQ k	Branch if Equal	if (Z=1) then PC ← PC+1+k	None
	CALL k	Direct Subroutine call	PC ← k, STACK ← PC+1	None

Defined in "Atmel 8-bit AVR Instruction Set"

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

46

Opcode Encoding

Opcode extension

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
Group A															0 0
															0 0 1 1
															Defines different arithmetic & logic operations
															add
Group B															0 1
															1 0
															Defines different immediate operations
															ori
Group C															1 0
															0 1 0 0 0
															a a - +
															ld
															st
															call
Group D															1 1
															0 0 1
															Defines different conditions
															breq

Ch. 8Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

47

Opcode Encoding – Group A

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	nop
0 0	
0 0 0 0	
0 1	movw
1 0	muls
1 1 0	mulu
0	fmul
1	fmuls
0 1	fmulsu
1	
cpc	
sbc	
add or lsl	
cpse	
cp	
sub	
adc or rol	
and or tst	
eor or clr	
or	
mov	
cpi	
1 1	

Ch. 8Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

48

Opcode Encoding – Group B

0 1													
	0 0												
		0 1											
			1 0										
				1 1									

sbc
subi
ori or sbr
andi or cbr

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

49

Opcode Encoding – Group C

1 0													
	0 X 0 0 0												
	0 X 0 0 1												
	X 0	0		0									
	X 0	1		1									
	0 1 0 0 0			0 1 0 X									
				0 1 1 X									
				1 1 1 1									
	0 1 0 0 1			1 1 1 1									
	0 1 0 1 0			0 0 0 0									
				0 0 0 1									
				0 0 1 0									
				0 0 1 1									
				0 1 0 1									
				0 1 1 0									
				0 1 1 1									
				1 0 1 0									
				1 1 0 X									
				1 1 1 X									

0 1 0 1 0 0 0 0 0 0 1 0 0 0	sec
0 0 0 1	sez
0 0 1 0	sen
0 0 1 1	sev
0 1 0 0	ses
0 1 0 1	seh
0 1 1 0	set
0 1 1 1	sei
1 0 0 0	clc
1 0 0 1	clz
1 0 1 0	cld
1 0 1 1	clv
1 1 0 0	cls
1 1 0 1	chl
1 1 1 0	clt
1 1 1 1	cli

Group C encodes the largest number of instructions

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

50

Opcode Encoding – Group C

0	1	0	1	0	1	0	0	0	0	1	0	0	0	ret
						0	0	0	1					reti
						1	0	0	0					sleep
						1	0	0	1					break
						1	0	1	0					wdr
						1	0	1	0					lpm
						1	1	0	0					elpm
						1	1	0	1					spm
						1	1	1	0					ijmp
0	1	0	1	0	0	0	0	0	0	1	0	0	1	icall
						1	0	0	0					lds
							1							sts
0	1	0	0	0						0	0	0	0	ejmp
										1				eicall
0	1	0	1	0	0	0	0	0	1	1	0	0	1	adlw
						0	1							sbiw
0	1	0	1	1	0					1	1			cbi
														sbic
0	1	1	0	0	0					0	1			sbi
														sbis
1	1	0								1				in
											1			out



Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

51


Opcode Encoding – Group D

sbrs Ch. 8:Atmel's AVR 8-bit Microcontroller; Part 3 - Microarchitecture

52



ORI – EXI



PC_en must be 0 so that it points to the next instruction be fetched.


IR_en in the last EX cycle can be “don’t care”, since Fetch stage will fetch a new instruction.

Data Memory must not be modified.

SP must not be modified.

55

BREQ – EXI



PC_en needs to be 0 or 1 depending Z-flag.


IR_en in the last EX cycle can be “don’t care”, since Fetch stage will fetch a new instruction.

Data Memory must not be modified.

SP must not be modified.


56

LD and ST – EX1




57

LD – EX2




58

ST – EX2




59

Direct Subroutine Call




CALL - EX1




61

CALL - EX2



62

CALL - EX3



63

Summary of Control Signals


Control Signals	IF	Instructions											
		ADD EX1		ORI EX1		BBSR EX1		LD EX1		ST EX2		CALL EX1	
		Z<=0	Z>1										
MJ	0	x	x	x	x	1	x	x	x	x	x	x	1
MK	0	x	x	x	x	x	x	x	x	x	1	x	x
ML	0	x	x	x	x	x	x	x	x	x	0	x	x
IR_en	1	x	x	x	x	0	x	0	x	0	0	0	x
PC_en	1	0	0	0	1	0	0	0	0	0	0	x	x
PCL_en	0	0	0	0	0	0	0	0	0	0	0	0	0
PGL_en	0	0	0	0	0	0	0	0	0	0	0	0	0
NPC_en	1	x	x	x	x	x	x	x	x	x	1	0	x
SP_en	0	0	0	0	0	0	0	0	0	0	0	1	1
DEMUX	x	x	x	x	x	x	x	x	x	x	x	x	x
MA	x	1	0	x	x	x	x	x	x	x	x	x	x
MB	x	0	0	x	x	1	x	x	x	x	x	x	x
ALU_f	xxxx	0000	1001	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
MC	xx	00	00	xx	xx	00	xx	xx	xx	xx	xx	xx	xx
RF_wA	0	0	0	0	0	0	0	0	0	0	0	0	0
RF_wB	0	1	0	0	0	0	0	0	0	0	0	0	0
MD	x	x	x	x	x	x	x	x	x	1	x	0	0
ME	x	x	x	x	x	x	x	x	x	1	x	0	0
DM_r	x	x	x	x	x	x	x	x	x	0	x	0	0
DM_w	0	0	0	0	0	0	0	0	0	1	0	1	1
MF	x	x	x	0	0	x	x	x	x	x	x	x	x
MG	x	x	x	0	0	1	x	1	x	x	x	x	0
Adder_f	xx	xx	xx	00	00	11	xx	11	xx	xx	xx	xx	10
IncDec	x	x	x	x	x	x	x	x	x	x	x	x	1
MH	x	x	x	x	x	1	x	1	x	x	x	x	x
MI	x	x	x	x	x	x	x	x	x	x	0	1	

8.7 Finite State Implementation of the Control Unit

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

65

Sequence Control



Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

66

Finite State Table


Description	Current State	Inputs	Opcode	Next State	Outputs																A _{dder} , F	I _{ncDec}	M _H	M _I			
					M ₁	M ₈	M ₁₆	M ₃₂	I _{Ran}	I _{Cen}	P _{Cen}	P _{Clen}	N _{PCen}	D _{EADX}	M _A	M _B	M _C	R _F -W _A	R _F -W _B	M _D	M _E	M _F	D _{MAJ}	A _{dder} , F	I _{ncDec}	M _H	M _I
IF	0000	xxxx	x	—	0	0	0	1	1	0	0	1	x	x	xxxx	xx	0	0	x	x	0	x	xx	x	x	x	
ADD	0001	00xx	x	0000	x	x	x	x	0	0	x	x	1	0	0000	00	0	1	x	x	0	x	x	xx	x	x	
ORL	0010	01xx	x	0000	x	x	x	x	0	0	0	x	x	0	0001	00	0	1	x	x	0	x	x	xx	x	x	
ANDL (Z=0)	0011	11xx	x	0000	1	x	x	x	0	0	0	x	x	x	xxxx	xx	0	0	x	x	0	x	0	0	0	x	
BREQ (Z=1)	0100	11xx	1	0000	1	x	x	x	1	1	0	0	x	x	xxxx	xx	0	0	x	x	0	0	0	0	0	0	
LD/ST (EX1)	0101	10xx	x	0000	x	x	x	0	0	0	0	x	x	x	xxxx	xx	0	0	x	x	0	x	1	11	x	1	
LD (EX2)	0110	1000	x	0000	x	x	x	0	0	0	0	x	x	1	xxxx	00	0	0	x	1	0	0	x	xx	x	x	
ST (EX2)	0111	1001	x	0000	x	x	x	0	0	0	0	x	x	x	xxxx	xx	0	0	x	x	0	x	1	0	x	x	
CALL (EX1)	1000	1010	x	1001	x	1	0	0	x	0	0	1	x	x	xxxx	xx	0	0	x	x	0	x	x	xx	x	x	
CALL (EX2)	1001	xxxx	x	1010	x	x	x	0	x	0	0	0	x	x	xxxx	xx	0	0	0	0	1	x	x	xx	x	0	
CALL (EX3)	1010	xxxx	x	0000	1	x	x	x	1	0	0	x	x	x	xxxx	xx	0	0	0	0	0	1	x	0	10	x	1

- IF is independent of inputs
- State transition from 0000 (IF) depends on opcode
- State transition from 0000 (IF) to 0011 (BREQ, Z =0) or 0100 (BREQ, Z=1) depends on opcode and Z.
- State transition from 0101 (LD/ST, EX1) to 0110 (LD, EX2) or 0111 (ST, EX2) depends only on bit 9 of opcode.
- State transition from 1000 to 1001 and from 1001 to 1010 depends only on the current state.

Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture



67

FSM




Ch. 8:Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

68



Register Address Logic

RF R/W Ports	IF	Instructions									
		ADD	ORI	BREQ	LD	ST	CALL				
wA	x	x	x	x	x	x	x	x	x	x	x
wB	x	Rd	Rd	x	x	Rd	x	x	x	x	x
rA	x	Rd	Rd	x	Yh	x	Yh	x	x	x	x
rB	x	Rr	Rr	x	Yl	x	Yl	Rd	x	x	x



Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture


71

8.8 Pipeline Implementation

Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

72


Pipeline Implementation





Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture



73

Execution of ADD and Fetch



74





Questions?



Ch. 8: Atmel's AVR 8-bit Microcontroller;
Part 3 - Microarchitecture

79