
N=128
IPC per busy logical CPU
0
1
2
3
4
baseline_seq T=1
cmp T=1
cmp T=4
smt T=2
smt T=8
fine T=4
coarse T=4


N=128
cycles stalled on L3 miss (%)
0.0
0.1
0.2
0.3
baseline_seq T=1
cmp T=1
cmp T=4
smt T=2
smt T=8
fine T=4
coarse T=4


N=1024
IPC per busy logical CPU
0
1
2
3
4
baseline_seq T=1
cmp T=1
cmp T=4
smt T=2
smt T=8
fine T=4
coarse T=4


N=1024
cycles stalled on L3 miss (%)
0
2
4
baseline_seq T=1
cmp T=1
cmp T=4
smt T=2
smt T=8
fine T=4
coarse T=4