
perf counters, SMT off
N=128
IPC (system-wide)
0
2
4
baseline_seq T=1
cmp T=1
cmp T=4
smt T=2
smt T=8
fine T=4
coarse T=4
N=128
cycles stalled on L3 miss (%)
0
1
2
baseline_seq T=1
cmp T=1
cmp T=4
smt T=2
smt T=8
fine T=4
coarse T=4
N=1024
IPC (system-wide)
0
2
4
baseline_seq T=1
cmp T=1
cmp T=4
smt T=2
smt T=8
fine T=4
coarse T=4
N=1024
cycles stalled on L3 miss (%)
0
2
4
baseline_seq T=1
cmp T=1
cmp T=4
smt T=2
smt T=8
fine T=4
coarse T=4