
		THE SY	steili.	11113_C	tr Path: clk_main		
Use	Se Connections			ı	Name	Description	Export
~					clk_main	Clock Source	
			_	<u></u>	clk_in	Clock Input Reset Input	clk Double-click to
	_				clk_in_reset clk	Clock Output	Double-click to
		_		<	clk_reset	Reset Output	Double-click to
~				E	□ 🖳 nios2_cpu	Nios II Processor	
	•			→	clk .	Clock Input	Double-click to
		Ī_		\rightarrow	reset data master	Reset Input Avalon Memory Mapped Master	Double-click to
		16	\rightarrow		instruction_master	Avalon Memory Mapped Master	Double-click to
			+		irq	Interrupt Receiver	Double-click to
		50,000		<u> </u>	debug_reset_request	Reset Output	Double-click to
					debug_mem_slave custom_instruction_master	Avalon Memory Mapped Slave Custom Instruction Master	Double-click to
~				ÌE	switch	PIO (Parallel I/O) Intel FPGA IP	Double-Chck to
	-	2 2	<u> </u>	→	clk	Clock Input	Double-click to
		+	++	\longrightarrow	reset	Reset Input	Double-click to
		†			s1	Avalon Memory Mapped Slave	Double-click to
~				00	external_connection	Conduit PIO (Parallel I/O) Intel FPGA IP	switch_external_connect
•	•			- → -	clk	Clock Input	Double-click to
	0	+	++	 	reset	Reset Input	Double-click to
		+		+	s1	Avalon Memory Mapped Slave	Double-click to
~				00	external_connection sysid_qsys_0	Conduit System ID Peripheral Intel FPGA IP	leds_external_connection
~					clk	Clock Input	Double-click to
		•	+	→	reset	Reset Input	Double-click to
		+			control_slave	Avalon Memory Mapped Slave	Double-click to
\checkmark				E	uart dk	UART (RS-232 Serial Port) Intel FPGA IP Clock Input	Double-click to
				$ \longrightarrow $	reset	Reset Input	Double-click to
		1	+		s1	Avalon Memory Mapped Slave	Double-click to
				00	external_connection	Conduit	uart_external_connectio
			•		irq	Interrupt Sender	Double-click to
~					∃ fpga_spi dk	SPI (3 Wire Serial) Intel FPGA IP Clock Input	Double-click to
	IĬ	$\downarrow \downarrow \downarrow$	$\downarrow\downarrow\downarrow$	\longrightarrow	reset	Reset Input	Double-click to
		+-	+	\longrightarrow	spi_control_port	Avalon Memory Mapped Slave	Double-click to
			+		irq	Interrupt Sender	Double-click to
				00	external	Conduit	fpga_spi_ext
\checkmark					Ims_ctr_gpio dk	PIO (Parallel I/O) Intel FPGA IP Clock Input	Double-click to
		+	+	→	reset	Reset Input	Double-click to
		+-	++		s1	Avalon Memory Mapped Slave	Double-click to
				00	external_connection	Conduit	lms_ctr_gpio_external_c
~					Av_FIFO_Int_0 clock	Av_FIFO_Int Clock Input	Double-click to
	I			\longrightarrow	avalon_slave_0	Avalon Memory Mapped Slave	Double-click to
		+	+++		reset	Reset Input	Double-click to
				00	cnd_if_d	Conduit	exfifo_if_d
					cnd_if_rd cnd_of_wrfull	Conduit Conduit	exfifo_if_rd exfifo_of_wrfull
					cnd_of_wr	Conduit	exfifo_of_wr
				0-0	cnd_of_d	Conduit	exfifo_of_d
				00	cnd_if_rdempty	Conduit	exfifo_if_rdempty
~				00	cnd_fifo_rst ∃ dac_spi	Conduit SPI (3 Wire Serial) Intel FPGA IP	exfifo_rst
~	-	g. g.		→ ⁻	clk	Clock Input	Double-click to
		+	++	 	reset	Reset Input	Double-click to
		+		 	spi_control_port	Avalon Memory Mapped Slave	Double-click to
			†		irq	Interrupt Sender	Double-click to
~					external nios_custom_instr_bitswap_0	Conduit Bitswap	dac_spi_ext
				- → -	s1	Custom Instruction Slave	Double-click to
~				E	i2c_opencores_0	I2C Master (opencores.org)	
	+			\rightarrow	clock	Clock Input	Double-click to
			1		clock_reset export_scl	Reset Input Conduit	Double-click to d
					export_sda export_sda	Conduit	i2c_sda
		+		 	avalon_slave_0	Avalon Memory Mapped Slave	Double-click to
			+		interrupt_sender	Interrupt Sender	Double-click to
~				E	onchip_flash_0	On-Chip Flash Intel FPGA IP	
	•			\rightarrow	clk	Clock Input Reset Input	Double-click to Double-click to
					nreset data	Avalon Memory Mapped Slave	Double-click to
		-			CST	Avalon Memory Mapped Slave	Double-click to
~				E	dual_boot_0	Dual Configuration Intel FPGA IP	
100	+		90 0	\rightarrow	clk	Clock Input	Double-click to
	11	Φ	1 +	\rightarrow	nreset	Reset Input	Double-click to



	Clock	Base	End	I	Tags	Opcode Name	
rt	exported						
rt rt	clk_main						
rt rt rt rt rt rt rt rt	clk_main [dk] [dk] [dk] [dk] [dk] [dk]	IRQ 0 ● 0x 0020 1 800	IRQ 31 0x0020_1fff	\leftarrow			
rt rt rt	clk_main [dk] [dk]	⇒ 0x0020 20f0	0x0020_20ff				
rt rt rt	clk_main [dk] [dk]	⇒ 0x0020 20e0	0x0020_20ef				
rt rt rt	clk_main [clk] [clk]	≈ 0x0020 2118	0x0020_211f				
rt rt rt	clk_main [dk] [dk] [dk]	≈ 0 x 0020 2080	0x0020_209f	<u> </u>			
rt rt rt rt	clk_main [dk] [dk] [dk]	≠ 0x0020 2040	0x0020_205f				
rt rt rt ection	clk_main [dk] [dk]	≈ 0 x 0020 2060	0x0020_207f				
rt rt rt	clk_main [clock]	≈ 0 x 0020 2100	0x0020_210f				
rt rt rt rt	clk_main [dk] [dk] [dk]	≠ 0 x 0020 2020	0x0020_203f	→ 3			
rt		Opcode 0	Opcode 0			nios_custom_instr_bitswap_0	
rt rt	clk_main [clock]	VALUE OF BRIDE	22 1922				
rt rt	[clock] [clock]	0x0020 20a0	0x0020_20bf	<u>↓</u>			
rt rt rt rt	clk_main [dk] [dk] [dk]		0x0018_bfff 0x0020_2117				
rt rt	clk_main [clk]						

[CIK]	0x0020 20c0	0x0020_20df		
clk_main [dk1] [dk1]	⇒ 0x0020 0000	0x0020_0fff		
clk_main [clk] [clk] [clk]	ŵ 0x0020 2000	0x0020_201f	→ 4	

rt rt rt