CS 223 Digital Design Section 5 Lab 3 Oner Oktay Gültekin 21901413 01.11.2021

```
* Behavioral Systemkrilog Module for a 2-to-4 decoder and
 a testbench for it
  timescale 105/1 ps
  module decoder2+04(
      input logic [1:0] d,
      input logic e,
      output logic [3:0] y
     assign yEOJ = ~dEOJ & ~dE1J@&e;
     assign y[1] = d[0] & ~d[1] & e;
     assign y(23 = ~d(0) & d(1) | & e;
     assign y[3] = d[0] & d[1] & e;
endrodule
· Testberch:
  module decoder_test_bench();
      logic (1:0] d;
      logic e;
      logic [3:0] y;
      decoder2 to 4 dec2(d, e, y);
      initial begin
         d=0, e=1; #10;
         d[0]=1; #10;
         d[1] = 1; d[0] = 0; #10;
         dco3 = 1; # 10;
         e=0; #10;
         dC1]=0; # 10;
```

dcoJ = 0; # 10;

dC1]=1; #10;

* He havioral system verilog module for a 2-to-1 multiplexer

timescale 1 ns/1ps

module mux2+o1(input logic [1:0] d,

input logic s,


output logic = y);

assign y = s? d[1] : d[0];

endmodule

```
* Structural system verilog Module for a 4-to-1 multiplexer by
using three 2-to-1 multiplexers, and Testberch for it.
1 time scale 1 ns/1ps
module mux4+01 (input logic [3:0] d,
                   input logic [1:0] s,
                   output logic y).
     logic C1:0] middle;
     mux 2+01 lowmux 2 (d[1:0], s [0], middle [0]);
     Mux 2+01 highmux 2 (d [3:2], s [0], middle [1]);
     mux 2 to 1 final mux 2 (middle[1:0], s[1], y);
endmodule
· Testberch
 I times cale 1/15/1ps
 module mux4+01_test_bench();
     logic [3:03 d;
    logic [1:0] s;
    logic y;
    mux 4 to 1 mux 4 (d, 5, y);
    initial begin
       5=0; d=1; #10;
       d[0] =0; #10;
       5[0]=1; d[0]=1; #10;
       g[1] =0; #10;
       S[1]=1; S[0]=0; d[1]=1; #10;
      d[2]=0; # 10;
      S[0]= 1; d[2]=1; #10;
      q[3] = 0: #10;
end module
```

* Block diagram and structural System verilog module of 8-to-1 Mux by using two 4-to-1 Mux modules, two AND gates, an Inverter, and on OR gate.



· System verilog Module

module mux8to1(

input logic [7:0] d, input logic [2:0] 5,

output logic yl;

logic low, high, n1, n2, s2b;

Mux4to1 lowmux4 (d[3:0], s[1:0], low);

mux4+01 high mux 4 (dC7:4J, sC1:0J, high); inv inv1(5[2], 52b);

and 2 and first (low, s2b, n1);

and 2 and second (high s[2], 12); or1(n1, n2, y);

end module

module and 2 (input logic a, b, output logic e);

endmodule c= a & b;

madule or 2 (input logic a, b, output logic c); assign c=alb;


endrodule

Module inv(input logic a, output logic b);

assign b= ~a;

end module

* Block diagram and system verilog module for F(A,B,C,D) = E(2,5,6,7,10,12,13,15) function using one 8-to-1 multiplexer and an inverter



· System verilog module module custom_module(

input logic [3:0] s,

output logic (3:0];

logic [7:0] d;

logic sob;

inv inv1(s[0], sob);

assign d[0] = 0;

assign d[1] = sob;

assign d[3] = 1;

assign d[4] = 0;

assign d[5] = 20b;

assign d[5] = 1;

assign d[7] = s[0];

assign d[7] = s[0];

assign d[7] = s[0];

assign d[7] = s[0];

endmodule mux8(d,s[3:1], y);

module inv(input logic a, output logic b); assign b= na; endmodules