
CS 223 DIGITAL DESIGN SECTION 5 LAB 2 ÖMER OLTAY GULTEKIN 21901413 18.10.2021


CON

* FULL-ADDER CIRCUIT SCHEMATICS:




IC LIST

* TWO-BIT ADDER CIRCUIT SCHEMATICS:



IC LIST



```
* Behavioral systemberilog for the full adder and a testbeach
for it
  times cale 175/1ps
 module fulladder (
    input logic a, b, cin,
    Output logic s, cout
    ) 5
    logic p, g;
    assign p = a 1 b;
   9 = a & b;
   assign s = p 1 cin;
   assign cont = g 1 ( p & cin);
endmodule
· Test Bench:
 times sale Ins/ 1ps
 module testberch1();
   logic a, b, ci,
   logic s, cont.
   fulladder adder (a, b, cin, s, cout);
   initial begin
      a=0; b=0; cin=0; #10;
      If (s!==0 & cont !==0) Soliplay ("000 failed");
      cin = 1; #10;
      if (s!== 1 & cout == 0) Sdisplay (MOOI failed h); si will omit
b= 1: #10:
     b=1; #10;
     Cin=0; #10;
     a=1; #10;
     b=0; #10;
     cis=1; #10;
     b=1; A10;
  end
endrodule
```

```
* Structural System verilog Module For The FUII Adder And
                           for It
           Testberch
 Timescale 105/105
Module Structuralfulladder
     input logic a, b, cin,
    output logic S, cont
      logic n1, n2, n3;
      half adder hal (a, b, n1, n2);
      halfadder hal (n1, cin, s, n3);
      Or 2 or 1(n2, n3, cout);
 endmodule
 module halfadder (input logic a, b, output logic sun, cout);
       and 2 and 1 (a, b, cout);
      xor2 xor1(a,b, sum);
endmodule
module and 2 (input logic a, b, output logic c);
    assign c=q & b;
end module
module xor2 (input logic a, b, output logic c);
   assign c = a 1 b;
End moderic
Module 0r2 (input logic a, b, output logic c).
     azzidu C = a 1 p.
end module
a Testberch
 module test beache ():
    logic a, b, cin;
    (ogic s, cout;
    structure fulladder adder (a, b, cir, s, cout).
    initial begin
      a=0; b=0; a=0; #10;
      cin=1; #10;
     b=1; =10;
     Ch = 0; #10;
     9=1; #10.
     b=0; 7 10
     ch21; #10
    p=1; 710;
```

```
* Structural Systemverilog module for the 2-bit adder and test-
beach for it using the Sull adoler module
'timescale 11s/1ps
 Module adder 2 bit (
      input logic a0, al, 60, 61, cin,
      output logic so, s1, cout
     logic of;
     Structural fulladder fulladder 1 (a0, b0, cin, 50, n1)
     structural fullodder fullodder 2(al, 61, 11, 51, cout);
end module
· Testberch
'times cale 1ns/1ps
module testberch3();
   logic a sbo, al, bl, cis;
   logic so, si, cout;
   adder 2 bit adder (ao, al, bo, bl, cin, so, sl, cout);
  initial begin
      a=0; al=0; b0=0; b1=0; cin=0; #10;
     (cin = 15 #10
     bt= 1; +10
 f /cin20; #10
    cin=1; +10
    りきつう立つ
    ci=0; #10
     a,=1; b=0; #10;
      f - same as the above code block
     a = 1; b = 0; #10
    a,=0; b0=0; #10
```

```
* Structural Systemberilog Module For The Lab Calculator And a
Test Beach for 1+
thescale 10s/1ps
module laboralculator
      input logic a, b, c, d,
      output logic y, 2);
      logic 11,12, 13, 14, 15, 16, 17, 18, 19, 110, 111, 112, 113, 114,
     015, 016, 017, 018, 019, 020, 021, 022, 023, 024, 025, 026, 027,
     nor 2
           NOR1(c,c, n1);
    10 12
            NOR2(d, d, 12)
    and 2
           AND 1 ( 11, 12, 13)
          AND2 (13, a, 14)
    and 2
   anol 2
           AND3 (n3, b, ns);
   and 2
           AND4 (n4, ns, n6);
   and 2
          ANDS (01, d, A7);
   and 2
         AND6 (n7, a, n8);
         AND 7 (n7, b, n9);
   and 9
   nor2
         NOR3 (18, 19, 10)
   and 2
         (110,010, FD) & DNA
  Nor 2
         NOR4 (16, 111, 12);
  voc 5
         NORS (n12, n12, n18);
  and 2
         AND9 (12, C, 13)
  and 2
         AND10(113, a, 14)
  and 2
        ANDII ( 13, 6, 15);
  halfodder adder (114, 115, 116, 117);
  1002
         NOR6 ( 116, 118, 119);
  nor 2
         NOR7 (119, 119, 120)
  and 2
        AND12 (C, d, 021);
  and 2
         ANDI3 (121, a, 122);
        AND14(n21, b, n23);
  and 2
  half subt subt (n12, n23, n24, n25).
  10-2
        NOR8 (120, 124, 126);
        NOR 9 ( n26, n26, y);
  voc 5
  1002
         NOR 10( 117, 125, 127)
end module
module nor2 (input logic a, b, output logic c);
      assign c = ~(a1b);
erdnodule
module half subt (input logic a, b, output logic d, bout);
      assign bout = na & b;
endmodule
```

```
· TESTBENCH
'finescale 105/ 1ps
module testberch 4();
   logic a, b, c, d;
   logic y, 2;
   lab calculator calculator (a,b,c,d, y, z);
   initial begin
     9=0; b=0; c=0; d=0; #10;
     d=1; #10;
     C=1; 410;
     d= 0; #10;
     b21; c=0; #10;
    d=1; #1;
    C=1; #1;
    d=0; ±1;
    a=1; c=0; #19
    d= 1; #10;
    C=1; #10;
    d=0; #10;
    b=0; c=0; #10;
    d=1; +10;
    c=1; +10;
    d=0; #10;
```

endmodule