


# Memory Reference Instruction



→ execution during T<sub>4</sub>.

Note: AC can't receive data from Commonbus directly.

1. AND to AC

$$AC \leftarrow AC \wedge M[AR]$$

↓

$$AC \leftarrow AC \wedge DR$$

$$Do T_4 : DR \leftarrow M[AR]$$

$$Do T_5 : AC \leftarrow AC \wedge DR ; SC \leftarrow 0$$

2. ADD to AC

$$AC + M[AR]$$

$$D_1 T_4 : DR \leftarrow M[AR]$$

$$D_1 T_5 : AC \leftarrow AC + DR ; SC \leftarrow 0 ; E \leftarrow Cout$$

LDA

$AC \leftarrow M[AR]$

$D_2T_4 : DR \leftarrow M[AR]$

$D_2T_5 : AC \leftarrow DR ; SC \leftarrow 0$

4. STA [Reverse].

$D_3T_4 : AC \rightarrow M[AR] ; SC \leftarrow 0$

5. BUN : Branch Unconditionally

Main Program  
 $PC \rightarrow \text{Statement 1}$   
 $\rightarrow \text{Statement 2}$   
 $\rightarrow \text{Bun } [N_i]$   
Statement  $n(\text{end})$

New Program  
 $PC \rightarrow N_i : \text{Statement 1}$   
Statement 2  
 $\vdots$   
Statement  $n(\text{end})$

$D_4T_4 : PC \leftarrow AR(N_i) ; SC \leftarrow 0$

# BSA : Branch & Save Return Address

Assembly

C program

main Program

1. S<sub>1</sub>

2. S<sub>2</sub>

⋮

20. S<sub>20</sub> → BSA

RA ⇒ 21. S<sub>21</sub> → Next inst.

HLT

subprogram  
start

BUN

HLT.

main

{

1. S<sub>1</sub>

S<sub>2</sub>

⋮

20. S<sub>20</sub> → function

RA ⇒ 21. S<sub>21</sub> → Next inst.


}

function ( )

{

Ret;

}



①


# Input-Output & Interrupt

## Input-Output Configuration

I/O  
terminal

Serial  
Comm.  
Interface

Computer  
Registers and f.f.  
**FLAG**



Terminal: Sends or Receives serial information. Each unit of information has 8-bits of an alphanumeric code.

Keyboard: The serial information from Keyboard is shifted into INPR.

Printer: The serial information for the printer is stored in the OUTR.

INPR & OUTR: interact with peripheral thr. TX or RX interface serially. and with AC in parallel


TX: Receives information from keyboard & transmit to INPR.

Rx: Receives information from OUTR & Printer. Serially.


INPR: of 8 Bits and holds an alphanumeric input info.

FGI: Input flag. is a 1-bit FF.


## Flowchart for Interrupt Cycle.



## Demonstration of the interrupt cycle.



(a) before interrupt



After interrupt cycle.

Input - Output Instruction $D_7IT_3 = P$  ;  $P: SC \leftarrow 0$ INP  $pB_{11}: AC(0-7) \leftarrow INPR, FGI \leftarrow 0$ OUT  $pB_{10}: OUTF \leftarrow AC(0-7), FGI \leftarrow 0$ SKI  $pB_9: \text{if } (FGI = 1) \text{ then } (PC \leftarrow PC + 1)$ SKO  $pB_8: \text{if } (FGO = 1) \text{ then } (PC \leftarrow PC + 1)$ ION  $pB_7: IEN \leftarrow 1$ IOF  $pB_6: IEN \leftarrow 0$



# Instruction format

## Common field

1. opcode field
2. An address field
3. A mode field - specify the way the operand or effective address is determined.

Address field: The number of address fields in the instruction format of a computer depends on the internal organization of its registers. Most computers fall into one of the type of CPU organizations

1. Single accumulator Organization.
2. General Register Organization
3. Stack organization

### 1. Accumulator type Organization :

All ~~data~~ operations are performed with an implied accumulator register use 1 address field.

e.g.

ADD X

↳ address of operand

$AC \leftarrow AC + M[x]$

↳ ACC. Register

## 2. General Register Organization.

( \* Uses 3 address field: 2 for operands + 1 for Result

( e.g. ADD  $R_1, R_2, R_3$

$$R_1 \leftarrow R_2 + R_3$$

( \* Uses 2 address fields as well: 2 for operands & One of them is used for Result storage left most.

( e.g. ADD  $R_1, R_2$

$$R_1 \leftarrow R_1 + R_2$$


M \* Uses 2 or 3 address field, where add. field may specify  
R a processor Register or a memory word.

R e.g. ADD  $R_1, X$

$$R_1 \leftarrow R_1 + M[X]$$

Qn \* 2 address field for data transfer

Qn e.g. MOV  $R_1, R_2$

R4.  Move or transfer

R5  $R_1 \leftarrow R_2$



## Instruction FORMATS

①

→ Computer with multiple processor register use the Move instruction with Mnemonic MOV to transfer instruction.

MOV  $R_1, R_2$

} Transfer type instruction needs two address fields

$R_1 \leftarrow R_2$

→ General register-type employ two or three address fields with processor register & memory word.

ADD  $R_1, X$

$R_1 \leftarrow R_1 + M[X]$  has two address fields

→ Stack organization used PUSH & POP instruction which require an address field

PUSH  $X$

Types of address Instruction

- ① Three address Instruction
- ② Two Address Instruction
- ③ One Address Instruction
- ④ Zero Address Instruction

Command

Issue operand are in memory addresses A, B  
Result in memory X

## ① Three address Instruction

Assembly language Program for  $X = (A+B) * (C+D)$

ADD  $R_1, A, B$   $R_1 \leftarrow M[A] + M[B]$

ADD  $R_2, C, D$   $R_2 \leftarrow M[C] + M[D]$

MUL  $X, R_1, R_2$   $M[X] \leftarrow R_1 * R_2$

→ advantage - short program but require too many bits

## ② Two address Instruction

$X = (A+B) * (C+D)$

MOV  $R_1, A$   $R_1 \leftarrow M[A]$

ADD  $R_1, B$   $R_1 \leftarrow R_1 + M[B]$

MOV  $R_2, C$   $R_2 \leftarrow M[C]$

ADD  $R_2, D$   $R_2 \leftarrow R_2 + M[D]$

MUL  $R_1, R_2$   $R_1 \leftarrow R_1 * R_2$

MOV  $X, R_1$   $M[X] \leftarrow R_1$

## ③ One Address Instruction Implied accumulator register

$X = (A+B) * (C+D)$

LOAD  $A$   $AC \leftarrow M[A]$

ADD  $B$   $AC \leftarrow AC + M[B]$

STORE  $T$   $M[T] \leftarrow AC$

LOAD  $C$   $AC \leftarrow M[C]$

ADD  $D$   $AC \leftarrow AC + M[D]$

MUL T AC  $\leftarrow$  AC \* M[T]  
 STORE X M[X]  $\leftarrow$  AC

## ④ Zero Address Instruction


A stack-organized computer does not use an address field for the instruction. ADD and MUL, the PUSH and POP instructions, however, need an address field to specify the operand that communicates with stack. (TOS  $\leftarrow$  stands for Top of stack)  

$$X = (A+B) * (C+D)$$

|      |   |                                |
|------|---|--------------------------------|
| PUSH | A | TOS $\leftarrow$ A             |
| PUSH | B | TOS $\leftarrow$ B             |
| ADD  |   | TOS $\leftarrow$ (A+B)         |
| PUSH | C | TOS $\leftarrow$ C             |
| PUSH | D | TOS $\leftarrow$ D             |
| ADD  |   | TOS $\leftarrow$ (C+D)         |
| MUL  |   | TOS $\leftarrow$ (A+B) * (C+D) |
| POP  | X | M[X] $\leftarrow$ TOS          |


RISC Reduced Instruction Set Computer.

## CPU (Central Processing unit).



\* Memory unit (Internal Registers, Flags (E))

\* ALU




## General-Register Organization.

Requirement: To store intermediate Results for fast processing.



## 7 Register Organization




### Operation of Control unit

Example 1:  $R_1 \leftarrow R_2 + R_3$

- 1] MUX A Selection (SELA):  $\text{BusA} \leftarrow R_2$
- 2] " B " (SELB):  $\text{BusB} \leftarrow R_3$
- 3] ALU operation Selector (OPR): ALU to ADD
- 4] Decoder destination Selector (SELD):  $R_1 \leftarrow \text{out Bus}$



# Control Word.



## Encoding of Registers Selection fields

| Binary Code | SELA  | SELB  | SELD. |
|-------------|-------|-------|-------|
| 000         | Input | Input | None  |
| 001 - - - - | $R_1$ | $R_1$ | $R_1$ |
| 010 - - - - | $R_2$ | $R_2$ | $R_2$ |
| 011 - - - - | $R_3$ | $R_3$ | $R_3$ |
| 100 - - - - | $R_4$ | $R_4$ | $R_4$ |
| 101 - - - - | $R_5$ | $R_5$ | $R_5$ |
| 110 - - - - | $R_6$ | $R_6$ | $R_6$ |
| 111 - - - - | $R_7$ | $R_7$ | $R_7$ |

## Examples of ALU Microoperations

| Operation                                 | SELA  | SELB  | SELD  | OPR  |
|---|-------|-------|-------|------|
| ① $R_1 \leftarrow R_2 - R_3$              | $R_2$ | $R_3$ | $R_1$ | Sub  |
| ② $R_4 \leftarrow R_4 \text{ OR } R_5$    | $R_4$ | $R_5$ | $R_4$ | OR   |
| ③ $R_6 \leftarrow R_6 + 1$                | $R_6$ | -     | $R_6$ | INCA |
| ④ $R_7 \leftarrow R_1$                    | $R_1$ | -     | $R_7$ | TSFA |
| ⑤ $\text{Output} \leftarrow R_2$          | $R_2$ | -     | None  | TSFA |
| ⑥ $\text{Output} \leftarrow \text{input}$ | Input | -     | None  | TSFA |
| ⑦ $R_4 \leftarrow \text{shl } R_4$        | $R_4$ | -     | $R_4$ | SHLA |
| ⑧ $R_5 \leftarrow 0$                      | $R_5$ | $R_5$ | $R_5$ | XOR  |

# RISC and CISC

## CISC

1. Complex Instruction Set Computer.
2. Large no. of Instructions.
3. Variable Length Instruction format.
4. Large no. of addressing modes.
5. Cost is high
6. More Powerful.
7. Several Cycle Instruction
8. Manipulation directly into memory.
9. Microprogrammed Control Unit.
10. Eg: Mainframe, Intel 8080.
11. Slow Processor.

## RISC

1. Reduced Instruction Set Computer.
2. Less no. of Instructions
3. fixed length Instruction format
4. few no. of addressing modes
5. Less Cost
6. Less Powerful
7. Single Cycle Instructions
8. Only in Registers
9. Hardwired Control Unit.
10. ARM: Advanced RISC Architecture
11. Supercomputer  
Fast Processor.