



⇒ Pipelining :- A way of speeding up execution of instructions. OR overlap execution of multiple instructions.

⇒ pipelining :- is a technique of decomposing a sequential process into suboperations, with each suboperation being executed in a dedicated segment that operates concurrently with all other segments.


• Non-pipelining
1 operation
finish every 1ns.



• Pipelining :-
1 operation
finished every 200ps




• Simultaneous execution of more than 1 instruction takes place in pipelining procedure.



Each instruction in a computer is processed with following sequence of step (phase)


1. Fetch the instruction from memory (F_1)
2. Decode the instruction (D_1)
3. Fetch the operand from memory (F_0)
4. Execute the instruction (E_1)
5. Store the result (Write Back) in the suitable place. (W_B)

Instruction pipeline




2 Stage Pipelining: The 2 stage pipeline CPU will break the process into Instruction fetch & Instruction decode.

Suppose in a program we have 5 instructions



Timing



→ Total timing Cycle = 6

formula for Calculating timing.

for Non-pipeline

$$T = N \times K$$

N: no. of instruction

K: no. of stages

T: Timing Cycles Required
for 2 stage $K = 2$.

5 instruction = $N = 5$

$$T = 2 \times 5 = 10$$

for pipeline for 2 stages.

$$T = K + (N - 1)$$

At:

$$K = 2$$

$$N = 5$$

$$T = 2 + (4) = 6$$

Pipeline Hazards.


- Types
- 1 Data
 2. Structural
 3. Control

Structural: Multiple Instructions share same resources: n -stage pipeline: n combinational ckt. but CPU Resource single: Memory, System Bus

ADD R_1, R_2

ADD $R_1, [2000]$

eg.



	1	2	3	4	5	6	7	8	9	10	11	12
I_1	FD	OF	E	WB	↓	←	→					
I_2		NOP	FD	NOP	OF	E	WB	←	→			
I_3						FD	NOP	OF	E	WB		
I_4												

CPI = 3 (instead of CPI = 1)

Solution: Resource Duplication. (cost)

: NOP usage (efficiency).

Control Hazards: Branch outcome not known.

Branch	I ₁	I ₂	I ₃	I ₄	← Branch instruction if true →		
	FD	OF	E	WB			
		FD	OF	E	WB		
			FD	OF	E	WB	
				FD	OF	E	WB

all in reg. will get disturbed.

Sol: predictive Algo.

During decode phase / execute phase.

Data Hazards: dependency of 1 instruction in pipeline on data in previous instruction.

INC B
MOV A, B

	T ₁	T ₂	T ₃	T ₄	
INC B	IF	OF	E	WB	
MOV A, B		IF	OF	E	WB →

it's output of MOV A, B is wrong since it has not used the updated value of B obtained in INC B


Solution

	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇
INCB	IF	OF	E	WB			
MOVA, B		NOP	NOP	NOP	IF	OF	E

←----->

$$CPI = 3 \text{ } ?$$

3 Stage Pipe line. (5 Instruction)



Calculating Timing Cycle

For Non Pipeline

For Three stage

$$T = K \times N$$

$$= 3 \times 5 = 15$$

15 cycles


For ~~Non~~ Pipeline

$$T = K + (N - 1)$$

$$= 3 + (5 - 1) = 3 + 4 = 7$$

7 Cycles.

4 Stage Pipeline (5 Instructions)



For Non Pipeline.

$$\begin{aligned}
 T &= K \times N \\
 &= 4 \times 5 \\
 &= 20 \text{ Cycles}
 \end{aligned}$$

For Pipeline

$$\begin{aligned}
 T &= K + (N-1) \\
 &= 4 + (5-1) \\
 &= 4 + 4 = 8
 \end{aligned}$$

where

K = No. of Stages

N = No. of Instructions

T = Timing Cycles

P₁ = Fetch Instruction

D₁ = Decode

E₁ = Execute

S₁ = Store

(Accredited by NAAC with Grade 'A')

Chitkara University Institute of Engineering & Technology

Department of Computer Science & Engineering