#Addressing Modes.

These modes basically deals with the way how a digital computer fetches the operands from memory / peripheral / register.

To do any operation, operands can be fetched from

1. Memory 2. Peripheral (Keyboard) 3. Register.

* A General Instruction format



Specify operation to be performed

used to locate the operand needed for the operation

if present, may specify a memory address or processor register.

Addressing Modes.

1. Implied Mode: Operands are implicitly specified in the definition of the instruction.

e.g. CMA (Compliment Acc. it implies operand is present in ACC.)

CLA (clear Acc).

In Stack organized system, instruction of

ADD (Addition)

SUB (Subtraction)

lie in the category of Implied Addressing mode. since the operands are present Implied to be on the top of the stack.

2. Immediate Mode: The operand is specified in the instruction.

e.g.



3. Register Mode: Operand is ~~present~~ specified in register.



An K-bit field specified one of 2^k registers that hold the operand.

4. Register Indirect Mode: Instruction specify a register that gives the address of the operand in memory.



Let k-bit address denote Reg. ACC.
Now acc. will contain add of the operand

e.g.



5. Autoincrement or Autodecrement mode:

This mode is similar to Register Indirect mode except that the register is incremented or decremented after its value is used to access memory.



6 Direct Address Mode:



Here effective address of the operand is specified in the instruction in address part. Using this address the operand is fetched from memory.

e.g



7. Indirect Address Mode:



Address part of the instruction contains the indirect address of the operand.

elative Address Mode:



The content of the program Counter are added to the address part of the instruction to get effective address.



The address part of the Instruction contains a signed number -ve or +ve this number is added to Program counter.

e.g.



Instruction at the given address is fetched. Now the Program Counter will contain next address in seq. that will be added to Given signed number in Instruction (24)

826 + 24 → 850 ← (effective address).

9. Indexed Addressing Mode



illustration



Address part of the instruction contains the initial address of the array (200 in this example). And Index register contains the diff. b/w initial address and address of the operand in memory (1 in this example)

* Note: Index register can be incremented to have access to consective operand

Register addressing Mode.



Similar to Indexed addressing mode. except Index register is now replaced with base register.

Illustration



Numerical Example

PC = 200

R_1 = 400

XR = 100

AC



Instruction : Load to AC Mode Address = 500

It is two word

1st word : Load to AC Mode [200]

2nd word : Address = 500 [201]

Mode field will specify one of the various addressing modes. for every mode, effective address will be calculated in different manner. However, ~~after every~~ irrespective of the addressing mode given operand must be loaded into the AC.

1. Direct Address mode.

Effective Address (EA) = 500

Operand at 500 = 800

2. Immediate mode

EA = 201

Operand at 201 = 500

3. Indirect mode.

Given add = 500

Eff. Add = 800

operand at 800 = 300

4. In relative mode

EA = PC + Given add.

(after fetch of Ist Inst.)

202 + 500 = 702

operand at 702 = 325

5. In Index mode

EA = 500 + XR = 600 [XR = 100]

operand at 600 = 900

6. Register mode

operand in R_1 = 400

7. Register Indirect mode.

EA in R_1 = 400

operand at 400 = 700