


Memory Reference Instruction



effective add during T₂ at I=0

during T₃ at I=1.

→ execution during T₄.

Note: AC can't receive data from Common bus directly.

1. AND to AC

$$AC \leftarrow AC \wedge M[AR]$$



$$AC \leftarrow AC \wedge DR$$

(3)

$$D_0 T_4 : DR \leftarrow M[AR]$$

$$D_0 T_5 : AC \leftarrow AC \wedge DR ; SC \leftarrow 0$$

② ADD to AC

$$AC + M[AR]$$

$$D_1 T_4 : DR \leftarrow M[AR]$$

$$D_1 T_5 : AC \leftarrow AC + DR ; SC \leftarrow 0 ; E \leftarrow \text{Carry}$$

in

Basic

compu...

LDA

$AC \leftarrow M[AR]$

$D_2 T_4 : DR \leftarrow M[AR]$

$D_2 T_5 : AC \leftarrow DR ; SC \leftarrow 0$

4. STA [Reverse].

$D_3 T_4 : AC \rightarrow M[AR] ; SC \leftarrow 0$

5. BUN : Branch Unconditionally

Main Program
 $PC \rightarrow \text{Statement 1}$
 $\rightarrow \text{Statement 2}$

$\rightarrow \text{Bun}[N_i]$

$\text{Statement } n(\text{end})$

New Programs
 $PC \rightarrow N_1; \text{Statement 1}$
 Statement 2
 \vdots
 $\text{Statement } n(\text{end})$

$D_4 T_4 : PC \leftarrow AR(N_i) ; SC \leftarrow 0$

BSA : Branch & Save Return Address

Assembly

main Program

1. S₁

2. S₂

:

20. S₂₀ → BSA

RA → 21. S₂₁ → Next inst.

HLT

subprogram
start

BUN

HLT

C program

main

{

1. S₁

S₂

:

20. S₂₀ → function


RA → 21. S₂₁ → Next inst.

}

function()

{

 Ret;



①

Input-Output of Interrupt


Input-Output Configuration

I/O
terminal

Serial
Comm.
Interface

Computer
Registers and F.F.

FGO



Terminal: Sends or receive serial information. Each unit of information has 8-bits of an alphanumeric code.

Keyboard: The serial information from Keyboard is shifted into INPR.

Printer: The serial information for the printer is stored in the OUTR.

INPR & OUTR: interact with peripheral thr. Tx or Rx interface serially. and with AC in parallel


TX: Receives information from keyboard & transmit to INPR.

RX: Receives information from OUTR & " " & Printer.
Serially.


INPR: of 8 bits and holds an alphanumeric input info.

F_{G/I}: Input flag. is a 1-bit FF.


Flowchart for Interrupt Cycle.



Demonstration of the interrupt cycle.



(a) before interrupt



After interrupt cycle.

(3)

Inc

Input - Output Instruction $D_7 I T_3 = P ; P : SC \leftarrow 0$ INP $\# B_{11} : AC(0-7) \leftarrow INPR, FG_I \leftarrow 0$ OUT $\# B_{10} : OUTR \leftarrow AC(0-7), FG_I \leftarrow 0$ SKI $\# B_9 : \text{if } (FG_I = 1) \text{ then } (PC \leftarrow PC + 1)$ SKO $\# B_8 : \text{if } (FG_O = 1) \text{ then } (PC \leftarrow PC + 1)$ ION $\# B_7 : IEN \leftarrow 1$ IOF $\# B_6 : IEN \leftarrow 0$

Instruction format

Common field

1. opcode field
2. An address field
3. A mode field - specify the way the operand or effective address is determined.

Address field: The number of address fields in the instruction format of a computer depends on the internal organization of its registers. Most computers fall into one of the type of CPU organizations

1. Single accumulator Organization.
2. General Register Organization
3. Stack organization

1. Accumulator type Organization :

All ~~load~~ operations are performed with an implied accumulator register use 1 address field.

E.g.

$$\text{ADD } X \quad \xrightarrow{\text{address of operand}} \text{AC} \leftarrow \text{AC} + M[X]$$

\hookrightarrow Acc. Register

2 General Register Organization

- (1) * Uses 3 address field: 2 for operands + 1 for result.
e.g. ADD R₁, R₂, R₃
 $R_1 \leftarrow R_2 + R_3$
- (2) * Uses 2 address fields as well: 2 for operands & one of them is used for result storage left most.
e.g. ADD R₁, R₂
 $R_1 \leftarrow R_1 + R_2$
- M * Uses 2 or 3 address field, where add. field may specify
R a processor register or a memory word.
- R e.g. ADD R₁, X
R $R_1 \leftarrow R_1 + M[X]$
- R * 2 address field for data transfer
- On e.g. MOV R₁, R₂
R₄ · Move or transfer
R₅ $\underline{R_1 \leftarrow R_2}$

INSTRUCTION FORMATS

①

→ Computer with multiple processor register use the
Move instruction with mnemonic MOV to transfer
instruction.

$MOV R_1, R_2$

transfer type instruction
needs two address fields

$R_1 \leftarrow R_2$

→ General register-type employ two or three address
fields with processor register & memory word.

$ADD R_1, X$

two addressing field

$R_1 \leftarrow R_1 + M[X]$

→ Stack organization used PUSH & POP instruction
which require an address field

PUSH X

Types of address Instruction

- ① Three address Instruction
- ② Two Address Instruction
- ③ One Address Instruction
- ④ Zero Address Instruction

MIRAJ KALAM

Answe operend are in memory addresses A, B
Result in memory X

① Three address Instruction

Assembly language program for $X = (A+B)*(C+D)$,

ADD	$R_1; A, B$	$R_1 \leftarrow M[A] + M[B]$
ADD	R_2, C, D	$R_2 \leftarrow M[C] + M[D]$
MUL	$X R_1, R_2$	$M[X] \leftarrow R_1 * R_2$

→ advantage - short program but require too many bits

② Two address Instruction

$$X = (A+B)*(C+D)$$

MOV	R_1, A	$R_1 \leftarrow M[A]$
ADD	R_1, B	$R_1 \leftarrow R_1 + M[B]$
MOV	R_2, C	$R_2 \leftarrow M[C]$
ADD	R_2, D	$R_2 \leftarrow R_2 + M[D]$
MUL	R_1, R_2	$R_1 \leftarrow R_1 * R_2$
MOV	X, R_1	$M[X] \leftarrow R_1$

③ One Address Instruction Implied accumulator(AC) register

$$X = (A+B)*(C+D)$$

LOAD	A	$AC \leftarrow M[A]$
ADD	B	$AC \leftarrow AC + M[B]$
STORE	T	$M[T] \leftarrow AC$
LOAD	C	$AC \leftarrow M[C]$
ADD	D	$AC \leftarrow AC + M[D]$

MUL T AC \leftarrow AC * M[T]
 STORE X M[X] \leftarrow AC

④ Zero Address Instruction


A stack-organized computer does not use an address field for the instruction ADD and MUL, the PUSH POP instruction, however, need an address field to specify the operand that communicates with stack. (TOS \leftarrow stands for Top of Stack)

$$X = (A+B) * (C+D)$$


PUSH	A	TOS \leftarrow A
PUSH	B	TOS \leftarrow B
ADD		TOS \leftarrow (A + B)
PUSH	C	TOS \leftarrow C
PUSH	D	TOS \leftarrow D
ADD		TOS \leftarrow (C + D)
MUL		TOS \leftarrow (A + B) * (C + D)
POP	X	M[X] \leftarrow TOS

RISC Reduced Instruction Set Computer

CPU (Central Processing unit).




* Memory unit (Internal Registers, Flags (E))



General- Register Organization

Requirement: To store intermediate Results for fast processing.

7 Register Organization




Operation of Control unit

Example 1: $R_1 \leftarrow R_2 + R_3$.

- 1] MUX A Selection (SELA): $B_{60A} \leftarrow R_2$
- 2] " B " (SELB): $B_{60B} \leftarrow R_3$
- 3] ALU operation Selector (OPR): ALU to ADD
- 4] Decoder destination selector (SELD): $R_1 \leftarrow \text{out Bus}$

Control Word.



Encoding of Registers Selection fields

Binary Code	SEL A	SEL B	SEL D
000	R ₀ Input	Input	None
001 - - -	R ₁	R ₁	R ₁
010 - - -	R ₂	R ₂	R ₂
011 - - -	R ₃	R ₃	R ₃
100 - - -	R ₄	R ₄	R ₄
101 - - -	R ₅	R ₅	R ₅
110 - - -	R ₆	R ₆	R ₆
111 - - -	R ₇	R ₇	R ₇

Examples of ALU Microoperations

Moperation	SEL A	SEL B	SEL D	OPR
① R ₁ ← R ₂ - R ₃	R ₂	R ₃	R ₁	Sub
② R ₄ ← R ₄ OR R ₅	R ₄	R ₅	R ₄	OR
③ R ₆ ← R ₆ + 1	R ₆	-	R ₆	INCA
④ R ₇ ← R ₁	R ₁	-	R ₇	TBFA
⑤ Output ← R ₂	R ₂	-	None	TSFA
⑥ Output ← input	Input	-	None	TSFA
⑦ R ₄ ← Shl R ₄	R ₄	-	R ₄	SHLA
⑧ R ₅ ← 0	R ₅	R ₅	R ₅	XOR

RISC and CISC

CISC

1. Complex Instruction Set Computer.
2. Large no. of Instructions.
3. Variable Length Instruction format.
4. Large no. of addressing modes.
5. Cost is high.
6. More Powerful.
7. Several Cycle Instructions.
8. Manipulation directly into memory.
9. Microprogrammed Control Unit.
10. Eg: Mainframe, Intel 8080.
- 11.Slow Processor.

RISC

1. Reduced Instruction Set Computer.
2. Less no. of Instructions.
3. fixed length Instruction format.
4. few no. of addressing modes.
5. Less Cost.
6. Less Powerful.
7. Single Cycle Instructions.
8. Only in Registers.
9. Hardwired Control Unit.
10. ARM : Advanced RISC Machine.
11. Supercomputer fast Processors.