


# Basic Computer Organization

## 3 Main Components

1. CPU (Central processing unit)
2. Memory subsystem
3. I/O subsystem.



- **System Bus :** [Bus is a set of wires]
  - **Address :** When CPU reads data or instructions from memory or write data to memory, it must specify the address of the memory location it wishes to access.
  - **Data Bus :** Buses used to transfer the data from Memory to I/O devices or Vice-Versa.


→ **I/O to Memory :** 1. CPU places the address of the location <sup>address bus</sup> where memory will store the data received from I/O.

2 I/O places the data on data bus, memory reads this data.

3. Memory places the data on Add. assigned by CPU

- ⇒ Memory to I/O:
1. CPU places the add. of the device to which data is to send.
  2. Memory places data on data bus. I/O device reads.
  3. I/O could ~~store~~<sup>the data</sup>, only if CPU issue ~~read~~ write signal to I/O device
- Control bus: Set of signals to control
    - Memory Read / write
    - I/O Read / write

## ② CPU Organization



- Arithmetic Logic Unit (ALU) Performs Arithmetic and logical functions in microprocessor (μP).
- Registers: Used by μP to perform ALU operations. Some registers are not accessible by programmers.


## Stored Program Concept:

(3)

### Harvard VS Von- Neumann Architecture:


Harvard: The Harvard Architecture is a term used for a computer using two separate areas for Commands (program/instructions) and data.

- CPU can do two task simultaneously.
  1. Fetch the instruction from program section
  2. Load or store data in data section.



### Von- Neumann Architecture :

Von- Neumann Architecture for a stored program computer where same memory chip is used to have program and data section on shared basis.



- Being used by all modern Computers.

## Difference

### Harvard

Separate buses for data and program

Both program(or code) and data sections can be handled simultaneously due by CPU due to different hardware.

An instruction can be completed in minimum 1 timing cycle

High Cost due to Complex Architecture

Primarily used in Microcontrollers and digital signal processing (DSP)

### Von- Neumann

Program and data are stored in the same memory

CPU can handle only 1 section, program or data due to single hardware is present to access these sections

An instruction requires minimum 2 cycles to complete  
1. 1 cycle for fetching & decoding  
2. To execute

Cost is lower

Used in every machine from desktop computers, laptops, notebooks, high performance computers and workstations.

## Instruction Code:

(5)

Computer: Work acc. to instruction given by users

Program : Set. of Instructions.

Memory : holds data and <sup>Program</sup> address for a μP.

Peripheral : for users : To input data [Keyboard,  
Mouse, touch-Pad].

: To see results (Monitor, Printer)

## ■ Assembly to Machine Language Conversion:

Machine Language is basically binary code language,  
Where every information is provided to the μP  
in binary code.

How Instructions in Assembly Languages are converted  
into codes?

An Instruction in Assem. Language is divided into  
two parts viz.

1. Mnemonic / Operation Code / Opcode
2. Operands.

1. Mnemonic / opcode: Tells the μP about  
type of operations operations. e.g.

ADD : Addition

SUB : Subtraction

MUL : Multiplication.

it is always given in the form of binary code to the μP.

\* Binary Code : A code consists of 1's and 0's that can be presented in Hex numbers also.

e.g. ADD :  $\begin{array}{r} 1111 \\ + 1011 \\ \hline \end{array}$  → FBH  
8-Bit Code

The number of bits in the opcode depends upon no. of operations performed by μP.  
e.g. for a μP if 16 different operations are there than length of no. of bits in binary code is 4 as  $2^4 = 16$ .

As opcode specifies the operation to be performed. But on which this operation is to be performed ?

Ans : Data

Where is the data ?  
In μP Registers  
or  
in memory

Therefore, an Instruction Code must specify register or memory word that holds data (or operands) also

7

→ Memory word can be specified in instruction codes by their address.

→ Processor Registers can be specified using k-bit binary code for  $2^k$  registers.

## Stored Program Organization (Instruction-format)

The simplest way to organize a computer is to have


1. One processor Register

2. An instruction code with 2 parts.

first part : Opcode


second part : an address : that specify operand in memory. This operand is ~~is~~ ~~separate~~ ~~store~~ read from memory and is used ~~as~~ the data, together with the data stored in processor Register.

CPU



$2^{12}$   
TR  
 $4096 \times 16$

Memory chip/unit




$4096 \times 16$  → Memory chip = 4096 words  
Each word length = 16 Bit

(8)

Operands: for simplifications, it is assumed operands are always stored in memory. In


the computer instruction only add. of operand is given to M.P. M.P itself get to that particular add. of operand find the data in data segment. (Data segment?).




For 16 operations. It requires only  
4-Bit i.e. bit 12, bit 13, bit 14, bit 15  
Because  $2^{4\text{-bit}} = 16$  operations

Rest of the bits out of total 16  
will be used to provide  
operand's add. i.e. bit 0 - bit 11  
total 12-Bit. This implies  
operand will have 12-Bit  
add.

**Note:** Add. of the operand given in program segment is  
of 12-Bit. However operand itself lying in data  
segment is of 16-Bit






instruction format

- \* There are certain instructions where operands are not required. like HLT [to terminate the program].




\* Immediate Add:





e.g. MVI A, 10 H


\* Direct Add:





Global address  
Register  
Program  
457



\* Indirect Add



↑  
indirect  
Add.




# Computer Registers ( DA\_APIT-IO )


(F)

Register Symbol. Number of bits Name

memory	{ DR AR }	16 12	Data Reg. Add. Reg.
MP	AC	16	Accumulator
instructions	{ IR PC }	16 12	Instruction Reg. Program Counter
peripheral	TR	16	Temporary Reg.
	{ INPR OUTR }	8 8	Input Reg. Output Reg.



\* Program : Computer instructions via consecutive memory locations, executed in sequential order.



Note: Both AR and PC contains ~~data~~ Address.


# AR → works for memory; present add. of the instruction that is under execution.

# PC → Works for program seq. track in memory.

& holds add. of next instruction to be executed

### Common Bus System [Not included]

1. Content of any Register can be placed/Applied onto the bus & an operation can be performed in Adder & logic unit during the same clock cycle.
2. Clock transition at the end of cycle → transfer the




Content of the bus into the designated destination register and the output of the ALU into AC.

# Basic Computer Instructions

## Basic Computer Instruction format

### 1. Memory-Ref Instruction.

Instruction are hold by Instruction Register (IR) whose size for a basic computer (with memory  $4096 \times 16$ ) is 16 bit i.e. 0-15



Bit 15: flag I : Values 0 or 1.

Bit 12-14: Opcode.

Bit 0-11 : Add. of operand (I=0:direct ; I=1:Indirect)


I(1)	Opcode(3)	Hex
0	000 ( $D_0$ )	0
0	001 ( $D_1$ )	1
0	010 ( $D_2$ )	2
0	011 ( $D_3$ )	3
0	100 ( $D_4$ )	4
0	101 ( $D_5$ )	5
0	110 ( $D_6$ )	6
0	111 ( $D_7$ )	7

D<sub>7</sub> is reserved

1      000 ( $D_0$ )      8  
1      001 ( $D_1$ )      9  
1      010 ( $D_2$ )      A  
1      011 ( $D_3$ )      B  
1      100 ( $D_4$ )      C  
1      101 ( $D_5$ )      D  
1      110 ( $D_6$ )      E


↙      Reserved for Registers & I/O Reference

## 3 Register - Reference Instructions.



A Register-Ref. instruction always starts with 7 (in Hex).

## 3 I/O - Reference Instructions



A I/O Reference Instruction always starts with H (in Hex).

## ■ Basic Computer Instructions

Symbol	Ref. I ≠ 0	Hex Code. I = 1	Description
AND	0	8	AND Memory Word to AC
ADD	1	9	ADD " " "
LDA	2	A	Load AC from Memory
STA	3	B	Store " to "
<u>B UN</u>	4	C	Branch unconditionally
<u>B SA</u>	5	D	Branch & store Return Address
I S Z	6	E	Increment and Skip if Zero

## Reference

Symbol	Hex Code	Description
<u>CLA</u>	— 7800	Clear AC.
<u>CLE</u>	— 7400	clear E
<u>CMA</u>	— 7200	Compliment AC
<u>CME</u>	— 7100	Compliment E
<u>CIR</u>	— 7080	Circulate Right AC & E
<u>CIL</u>	— 7040	Circulate left AC & E
INC	— 7020	Increment AC
<u>SPA</u>	— 7010	Skip if AC +ve (bit 15 of AC ≠ 0)
<u>SNA</u>	— 7008	Skip if AC -ve (bit 15 of AC = 1)
<u>SZE</u>	— 7002	Skip if E is zero
HLT	— 7001	Half computer
<u>SZA</u>	— 7004	Skip if AC = 0

## I/O Reference

Symbol	Hex Code	Description
<u>INP</u>	F800	Input char. to AC
<u>OUT</u>	F400	Out " from AC
<u>SKI</u>	F200	Skip / On input flag
<u>SKO</u>	F100	" " Output "
<u>ION</u>	F080	Interrupt ON
<u>IOF</u>	F040	Interrupt OFF

## Instruction Set Completeness

Set of Instructions required by the user for designing,  
Writing any machine language program to evaluate any  
Computable function. For this given Instructions set must  
Contains following category of instructions.

- Instruction Type

- Functional Instructions.
  - Arithmetic, logic, and shift instructions
  - ADD, AND, CMA, CLA, CIR, CIL
- Transfer Instructions
  - Data transfers b/w the main memory and processor Registers
  - LDA, STA
- Control Instructions
  - Program sequencing and control
  - BUN, BSA, ISZ
- Input / Output Instructions
  - Input and output
  - INP, OUT

## Timing And Control

Timing: Timings of all registers in basic computers is controlled by clock pulses. These clock pulses are applied to all registers and flip-flops in the system and control unit. However, clock pulses can't change state of registers until & unless Control Signal is Enabled.

Control Signal: These are generated in control unit and provide control inputs for Multiplexers in common bus, for control signals (LD, CLR) in processor Registers.

There are 2 major types of Control Organization.

1. Hardwired Control Unit
2. Microprogrammed Control Unit.

### Hardwired CU

⇒ Hardware based Control

⇒ Implemented with logic gates, decoders and other digital Circuits

⇒ Can be easily designed

⇒ Complex to modify

### Microprogrammed CU

⇒ Software based Control

⇒ Implemented with microprogram stored in Control memory.

⇒ Complex to design

⇒ Easy to modify

# Handwired Control unit of Basic Computer.


## Hardware Required.

1. 3x8 decoder
2. 4x16 decoder
3. 4-Bit Sequence Counter (SC)
4. Combinational Control logic
5. 1-bit flag (flip-flop)


Why these Components? See next in diagram

An Instruction Register Contains Instruction Code of 16-Bit.


- 0-11 field contains data information [Component 4 works].  
12-14 field contains opcode [3x8 decoder works].  
15 field contains flag bit [flip-flop required].




# Timing Signals




Memory-chip  
4096x16



### Program Section



⇒ INST Code 1



INST Code 1 ( I=0      operand Add (053H = eff. Add)  
I=1                  Add (053H = Not eff. Add) )


053H Contains eff. Add of operand 072H  
IR

⇒ AR  
↑  
PC → 020H

021H

PC  
020H

029H




Int

Memory

11:50 - 11:50

①

4095



## Instruction Cycle


1. Fetch the instruction Code
2. Decode the opcode part.
3. Find the data word from the effective add. in memory if inst. has indirect data
4. Execute

### Fetch phase [T<sub>0</sub>]



[Shifted to PC]  
[to keep track of the  
program sequence]

[Add. of Ist. insl.]  
[of the program]



- (a)
1. Place the contents of PC on the common bus by selecting PC on MUX.
  2. Activate the load control signal of AR so that it can receive the PC content available on bus.

### Fetch Phase ( $T_1$ )


#### Decode Phase

✓  $IR \leftarrow M[AR]$ ,  $PC \leftarrow PC + 1$

1. Enable the read input of memory
2. ~~Select the~~ Place the contents of memory ~~so that~~ By selecting it. i.e.  $S_2 S_1 S_0 = 111$  (34)  
3. Transfer the contents of the bus to IR by enabling its D input
4. Increment PC by 1 by enabling its INR input.

(3)


## Decode Phase (T<sub>2</sub>)




T<sub>2</sub>: D<sub>0</sub>...D<sub>7</sub> ← Decode IR(12-14), AR ← IR(0-11), I ← IR(15)

## Basic Computer Instruction format


Memory-Reference Instruction (Op-Code = 000~110)




Register-Reference (Op-Code = 111, I=0)




Input-Output Instructions (Op-Code = 111, I=1)





## Register Reference Instructions

$$D_7 = 1, I = 0$$




$n = D_7 \ I' \ T_3 =$  Register Reference Instruction

⇒ CLA	$rB_{11}$	$AC \leftarrow 0$	} clear
⇒ CLE	$rB_{10}$	$E \leftarrow 0$	
⇒ CMA	$rB_9$	$AC \leftarrow \overline{AC}$	} Compliment
⇒ CME	$rB_8$	$E \leftarrow \overline{E}$	
⇒ INC		$AC \leftarrow AC + 1$	} increment
⇒ HLT		$S \leftarrow 0$ (Start-stop FF)	


(In these instructions, AC and extended flag/bit is considered in basic computer.)

Int  
Tr  
→ CIR (Circular Right)

e.g. Division  
(10) 1010  
(15) 0101  
(8) 1000  
(4) 0100



⇒ CIL (Circular left)



Multiply

(5) 0101 (6) 0110  
(10) 1010 (12) 1100  
(7) 0111  
(14) 1110

⇒ Statement 1

skip : Statement 2  $\leftarrow$  PC

Statement 3  $\leftarrow$  PC+1

SPA : skip if  $AC(15)=0$  ;  $PC \leftarrow PC+1$

[skip if +re]

SNA : if  $AC(15)=1$

SZA : if  $AC=0$

SZE : if  $E=0$