

AOD240 40V N-Channel MOSFET

General Description

The AOD240 uses Trench MOSFET technology that is uniquely optimized to provide the most efficient high frequency switching performance. Power losses are minimized due to an extremely low combination of $R_{\text{DS}(\text{ON})}$ and $C_{\text{rss}}.\text{In}$ addition, switching behavior is well controlled with a "Schottky style" soft recovery bodydiode.

Product Summary


40V I_D (at V_{GS} =10V) 70A < 3m Ω $R_{DS(ON)}$ (at V_{GS} =10V) $R_{DS(ON)}$ (at $V_{GS} = 4.5V$) $< 3.9 \text{m}\Omega$


100% UIS Tested 100% R_a Tested



TO252 DPAK

Top View Bottom View





Absolute Maximum Ratings T₄=25°C unless otherwise noted Maximum Units **Parameter** Symbol Drain-Source Voltage V_{DS} 40 ٧ Gate-Source Voltage ±20 ٧ V_{GS} Continuous Drain T_C=25°C 70 I_D Current G T_C=100°C 55 Α Pulsed Drain Current (300 I_{DM} $T_A=25^{\circ}C$ 23 Continuous Drain Α I_{DSM} Current T_A=70°C 18 Avalanche Current 68 Α I_{AS} , I_{AR} Avalanche energy L=0.1mH C $\mathsf{E}_{\mathsf{AS}},\,\mathsf{E}_{\mathsf{AR}}$ 231 mJ T_C=25°C 150 P_D W Power Dissipation B $T_C = 100^{\circ}C$ 75 T_A=25°C 2.7 P_{DSM} W Power Dissipation A T_A=70°C 1.7 Junction and Storage Temperature Range T_J, T_{STG} -55 to 175 °C

Thermal Characteristics									
Parameter		Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	14.2	17	°C/W				
Maximum Junction-to-Ambient AD	Steady-State		39	47	°C/W				
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.8	1	°C/W				



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	40			V				
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =30V, V_{GS} =0V			1	μА				
		T _J	=55°C		5					
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±20V			100	nA				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_D=250\mu A$	1	1.7	2.2	V				
I _{D(ON)}	On state drain current	V_{GS} =10V, V_{DS} =5V	300			Α				
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		2.4	3	mΩ				
		T _J =	125°C	3.7	4.8	1112.2				
		V _{GS} =4.5V, I _D =20A		2.95	3.9	mΩ				
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =20A		78		S				
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.65	1	V				
I _S	Maximum Body-Diode Continuous Curre	ent ^G			70	Α				
DYNAMIC	PARAMETERS									
C _{iss}	Input Capacitance		2800	3510	4300	pF				
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =20V, f=1MHz	760	1070	1420	pF				
C _{rss}	Reverse Transfer Capacitance		50	68	155	pF				
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	0.5	1	1.5	Ω				
SWITCHI	NG PARAMETERS									
Q _g (10V)	Total Gate Charge		39	49	60	nC				
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =20V, I _D =20 <i>F</i>	17	22	27	nC				
Q_{gs}	Gate Source Charge	V _{GS} -10V, V _{DS} -20V, I _D -20F	7	9	11	nC				
Q_{gd}	Gate Drain Charge		4	7	10	nC				
t _{D(on)}	Turn-On DelayTime			11		ns				
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =20V, R_L =1 Ω	2,	10		ns				
t _{D(off)}	Turn-Off DelayTime	R_{GEN} =3 Ω		38		ns				
t _f	Turn-Off Fall Time]		11		ns				
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs	14	21	28	ns				
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=500A/μs	40	58	76	nC				

A. The value of R_{0JA} is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The Power dissipation P_{DSM} is based on R $_{0JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

- B. The power dissipation P_D is based on $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175°C. Ratings are based on low frequency and duty cycles to keep initial T_J =25°C.
- D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175°C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev0: May 2010 www.aosmd.com Page 2 of 6



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS








Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

