<u>Dashboard</u> / My cou	rses / <u>CS208</u> / <u>CS-208-Assignment-5 20-04-2022</u> / <u>CS-208-Assignment-5 20-04-2022</u>
Started on	Wednesday, 20 April 2022, 12:10 PM
State	Finished
	Wednesday, 20 April 2022, 12:15 PM
	4 mins 54 secs 4.0 out of 5.0 (80%)
Grade	4.0 out of 5.0 (0070)
Question 1	
Correct	
Mark 1.0 out of 1.0	
For virtual memory	address translation, select the correct option.
,	
a. Hardware co	onverts virtual addresses to virtual addresses and OS-managed lookup table
b. Hardware co	onverts virtual addresses to physical addresses and OS-managed lookup table
C. Hardware co	onverts physical addresses to virtual addresses and OS-managed lookup table
d. None of the	mentioned
Your answer is corr	ect.
The correct answer	is:
	virtual addresses to physical addresses and OS-managed lookup table
2	
Question 2 Correct	
Mark 1.0 out of 1.0	
IVIAIR 1.0 Gat GT 1.0	
For the Virtual Mer	nory Design Issues, select the right option.
a. All of the me	entioned •
b. Page faults i	need not be handled by hardware
c. Write through	gh approach cannot be used
Od. Page size sh	ould be large enough to try to amortize the high access time
Vous angues :	
Your answer is corr	
The correct answer	

,,,
Question 3
Correct
Mark 1.0 out of 1.0
Making Address Translation Faster, Choose the correct option.
a. Each memory access requires two memory reads
a. Lach Hemory access requires two memory reads
b. All of the mentioned
c. A special address translation cache called Translation Lookaside is required
Od. The page tables are stored in the main memory
Your answer is correct.
The correct answer is: All of the mentioned
All of the mentioned
Question 4
Correct
Mark 1.0 out of 1.0
Will N. B. Gall G. 1.3
For 32 bit data/4 blocks, 32 bit address is given for the CACHE of 32 KB(data part only). Calculate the size of the CACHE?
a. None of the mentioned
○ c. 316 KB
O d. 314 B
О d. 314 в
Your answer is correct.
The correct answer is:
314 KB

C	Question 5
h	ncorrect
٨	Mark 0.0 out of 1.0
	What is miss penalty for the parameters given below.
	1. One clock to send the address.
	2.10 clocks for each DRAM access.
	3.1 clock for send the memory word to CACHE from DRAM.
	4. CACHE width is 4W and DRAM width is 1W
	○ a. 46 Clock Cycles
	○ b. 45 Clock Cycles
	○ c. None of the mentioned
	d. 44 Clock Cycles
	Your answer is incorrect.
	The correct answer is: 45 Clock Cycles
	Jump to

CS-208 End-Sem Online Exam-13-05-2022 ►