Dashboard / Courses / Winter 2021-22 / BTech Semester 4 / CS208 / CS-208 MidSem Online Test-11-03-2022		
/ CS-208 MidSem C	Online Test-11-03-2022	
Ctantad an	Friday, 11 Marral, 2022, 10:00 AM	
Started on State	Friday, 11 March 2022, 10:00 AM Finished	
	Friday, 11 March 2022, 11:05 AM	
	1 hour 4 mins	
	40.00/45.00	
Grade	<b>8.89</b> out of 10.00 ( <b>89</b> %)	
Question 1		
Complete		
Mark 1.00 out of 1.00		
	plemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The tes required to design full adders are?	
a. Nine		
O b. Twelve		
O c. Eight		
O d. Ten		
Question 2		
Complete  Mark 1.00 out of 1.00		
man nos sat si nos		
Consider the follow	ring instruction sequence five-stage pipeline,	
ADD R1, R2, R1	11	
LW R2,0(R1) I2		
LW R1,4(R1) I3		
OR R3, R1, R2 I4		
Select the correct o	ption.	
a. RAW hazard	s is present in instructions I1-I2	
ob. RAW hazard	s is present in instructions I2-I3	
c. RAW hazard	s is present in instructions I3-I4	
d. All of the me	entioned	

Question 3
Complete  Mark 1.00 out of 1.00
Pipelining of a MIPS-like Processor, select the right option
a. Only instructions which access memory are load and store instructions
<ul><li>b. All of the mentioned</li></ul>
c. All ALU operations are performed on register operands
Od. Separate Instruction and data memory is required
Question 4
Complete  Mark 1.00 out of 1.00
In pipelining, which of the following operation is used to enhance the memory access speed?
<ul><li>a. Cache</li></ul>
○ b. Registers
○ c. Stack
O d. Queue
Question <b>5</b>
Complete  Mark 1.00 out of 1.00
Forwarding can be implemented in 5-stage and 6-stage MIPS pipeline
a. Using one multiplexer
b. Using three multiplexers
c. Using two multiplexers
O d. Using two multiplexers with extra latch

Question <b>6</b>
Complete  Mark 1.00 out of 1.00
Mark 1.00 out of 1.00
If multiplicand (M) is 0111, the AC register is initialized with zero. What will be the content of the AC register after operation AC= AC-M?
O a. 1111
○ b. 1010
© c. 1001
O d. 1100
Question <b>7</b> Complete
Mark 1.00 out of 1.00
Instruction pipeline improves the CPU performance due to which one of the following reasons?
a. Efficient utilization of the processor hardware
b. Use of additional functional units
c. Reduced memory access time
○ d. Use a larger Cache
Question <b>8</b>
Complete  Mark 0.00 out of 1.00
Overcoming control dependence is done by on the outcome of branches?
a. None of the mentioned
○ b. speculating
○ c. Out of order scheme
○ d. Scoreboard

Question 9
Complete
Mark 1.00 out of 1.00
A computer has a word size of 16-bit and has 16 programmer visible registers. each instruction has two sources and one destination operands and uses only register direct addressing mode. what is the maximum number of op-codes that this processor can have?
○ a. 32
O b. 64
○ c. 8
Question 10
Complete May 1 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
Mark 1.00 out of 1.00
Little Endian byte order puts the byte having address
a. Most Significant Position
<ul><li>b. Least Significant Position</li></ul>
○ c. Middle Significant Position
Question 11
Complete
Mark 1.00 out of 1.00
For the load and store operation
a. Effective address is calculated between 3rd and 4th stage of the pipeline
b. Effective address is calculated at 4th stage of the pipeline
c. Effective address is calculated between 4th and 5th stage of the pipeline
d. Effective address is calculated at 3rd stage of the pipeline

Question 12 Complete Mark 0.00 out of 1.00
Mark 0.00 out of 1.00
The instruction $Z=X+Y$ ; needs to be run on accumulator-based architecture. Choose the current option.
a. One operand is available in DMA
b. Both operands are available in the register bank
oc. One operand is available in the accumulator and other need to be fetched from memory
d. Both operands are available in the accumulator
Question 13 Complete
Mark 1.00 out of 1.00
A four-stage pipeline has stage delays of 150, 120, 160, and 140 ns respectively. Registers are used between the stages and have a delay of 10 ns each. What is the cycle time?
○ a. 140 ns
b. 170 ns
O c. 155 ns
O d. 165 ns
Question 14
Complete  Mark 1.00 out of 1.00
A pipelined processor has seven stages, namely, IF1, IF2, ID, EX, MEM1, MEM2, WB. Assuming all the stages require the same amount of time and the time period of the non- pipelined processors is 14 ns, find out the clock frequency and speedup of the pipelined processor. Assume the delay of the latches is 1 ns.
a. 1 Khz and 3
b. None of the mentioned
○ c. 1Khz and 50
O d. 1.2 Khz and 30

Question 15
Complete
Mark 1.00 out of 1.00
ARM processors are available in the form of pipelining?
a. Both 3 and 5 stages
○ b. 3 stage
○ c. 5 stage
O d. None of them
Question 16
Complete  Mark 0.00 out of 1.00
Mark 0.00 Out of 1.00
Parallelism can be achieved bytechnique.
○ a. Hardware
○ b. Compiler
○ c. Software
<ul><li>d. All of the above</li></ul>
Question 17
Complete
Mark 1.00 out of 1.00
The stages of 3 stage pipelining are?
The stages of 5 stage pipelining are!
a. Address generation, Fetch, Execute.
○ b. Decode, Fetch, Execute
C. Execute, Fetch, Decode
o d. Fetch, Decode, Execute

Question 18
Complete
Mark 1.00 out of 1.00
Branch predictors, that use the behavior of other branches to make a prediction is called?
a. one-level predictor
<ul> <li>b. Branch predictors that use the behavior of other branches to make a predic-</li> </ul>
correlating predictors
c. non-correlation predictors
○ d. multi-level predictors
Question 19
Complete
Mark 1.00 out of 1.00
Forwarding can be implemented in 5-stage and 6-stage MIPS pipeline
a. Using three multiplexers
○ b. Using one multiplexer
c. Using two multiplexers with extra latch
d. Using two multiplexers
Question 20
Complete
Mark 1.00 out of 1.00
In which one of the following addressing modes, the content of the program counter is added to the address part of the instruction in order to obtain the effective address.
a. Indexed addressing mode
○ b. Absolute addressing mode
○ c. Register addressing mode
d. Register indirect addressing mode

Question <b>21</b> Complete
Mark 1.00 out of 1.00
The zero flag register of the MIPS pipeline architecture
a. Calculate the effective address by using the instruction register content
b. Calculate the effective address by adding the register content of the ALU
c. Calculate the effective address by subtracting the register content of the ALU
d. Calculate the effective address by using the program counter register content
Question <b>22</b>
Complete
Mark 1.00 out of 1.00
When the data operands are not available then it is called?
O a. Рор
b. Data hazard
○ c. Deadlock
○ d. Push
Question 23
Complete
Mark 1.00 out of 1.00
Using booth's algorithms multiply 7 with 3 and assume register AC is 4 bit. The value of AC after 3rd and 4th cycles are
<ul><li>a. 1 0 1 0 and 1 0 1 0</li></ul>
b. 0 0 1 0 and 1 0 1 0
O c. 0 1 1 1 0 and 1 0 1 0 0
d. 0 0 1 1 and 1 0 1 1

Question 24
Complete  Mark 1.00 out of 1.00
Walk 1.00 out of 1.00
The features of the RISC processor
a. Small number of addressing modes
b. Instruction execute in one or two clock cycle
c. All of the mentioned
d. Small number of the instructions
Question 25 Complete
Mark 1.00 out of 1.00
Consider a three address RISC processor ISA. Which one of the following correctly characterizes an effect of doubling the number of registers in the processor?
a. Instruction size would be increase by 3-bit
○ b. Instruction size would be increase by 1-bit
oc. Instruction size would be unaffected
od. Instruction size would be increase by 2-bit
Question <b>26</b>
Complete  Mark 0.00 out of 1.00
Throughput is calculated as
a. Speed of the processor/ Number of instructions
<ul> <li>b. The number of instructions/ Total time to complete the instructions</li> </ul>
c. Total time to complete the instructions/number of instructions
d. The number of instructions/speed of the processor

Question 27
Complete  Marks 100 parts of 100
Mark 1.00 out of 1.00
In windlined processor the MD store in instruction quantities in store?
In pipelined processor, the WB stage in instruction execution isstage?
a. Fifth
○ b. Seventh
○ c. First
O d. Third
Question 28
Complete
Mark 1.00 out of 1.00
An instruction cycle refers to which one of the following?
a. Executing an instruction
b. Fetching an instruction
c. All of the mentioned
d. Decoding the instruction and calculation of effective address
Question 29
Complete
Mark 1.00 out of 1.00
For calculating the effective address, the upper 6 bits and concatenation done between
a. Program counter and constant value which was not the part of the instruction
b. Address register and constant value which was not the part of the instruction
c. Program counter and constant value which was the part of the instruction
d. Address register and constant value which was the part of the instruction

Question 30
Complete
Mark 1.00 out of 1.00
DIV.D F0,F2,F4
ADD.D F6,F0,F8
S.D F6,0(R1)
SUB.D F8,F10,F14
MUL.D F6,F10,F8
Which types of hazards are available in the above-given code?
○ a. WAR and RAR
○ b. WAR and RAW
c. WAW and WAR
○ d. RAW and WAR
Question 31
Complete
Mark 1.00 out of 1.00
In a pipelined processor, the processing units for integers and floating point is?
○ a. Same unit.
b. Separate unit.
○ c. No unit.
Od. Within each other.
Question 32
Complete
Complete
Complete
Complete Mark 1.00 out of 1.00
Complete  Mark 1.00 out of 1.00  Addressing modes are used to calculate the effective address by using the
Complete  Mark 1.00 out of 1.00  Addressing modes are used to calculate the effective address by using the  a. Control Unit
Complete  Mark 1.00 out of 1.00  Addressing modes are used to calculate the effective address by using the  a. Control Unit  b. ALU + control unit

Question <b>33</b> Complete
Mark 1.00 out of 1.00
What is the arithmetic shift right operation after the 1st cycle for the following binary stream $100100110$ ?
○ a. 1 1 1 0 0 1 0 0 1
○ b.011001001
© c. 1 1 0 0 1 0 0 1 1
Od. 100100110
Question 34
Complete
Mark 0.00 out of 1.00
Pipelining is atechnique?
a. Superscalar operation
○ b. Parallel operation
○ c. Serial operation
O d. Scalar operation
Question <b>35</b> Complete
Mark 1.00 out of 1.00
Out-of-order execution introduces the possibility of hazards.
<ul><li>a. WAR and WAW</li></ul>
○ b. RAR and WAR
○ c. WAR and RAW
○ d. RAW and RAR

Question <b>36</b>
Complete
Mark 1.00 out of 1.00
A booth's multiplier circuit needs to inspect at most how many LSB bits to determine whether to add the multiplier, subtract the multiplier or leave the partial result unchanged during any step in the sequence of multiplication steps?
<ul><li>a. One bit</li></ul>
○ b. All bits of the multiplier
oc. All bits of the multipicand
O d. Two bits
Question 37
Complete
Mark 1.00 out of 1.00
Which of the following instruction is not used for changing state?
○ a. no
b. nop
○ c. nope
O d. no-op
Question 38
Complete
Mark 1.00 out of 1.00
In the MIPS architecture, data transfer takes place between
a. Register to register
b. All of the mentioned
○ c. Register to memory
O d. Memory to register

Question 39
Complete
Mark 1.00 out of 1.00
Von Neumann computers helping to which one of the following classes of computers?
O a. MIMD
O b. MISD
O d. SIMD
Question 40
Complete
Mark 1.00 out of 1.00
Which of the addressing mode refer the memory two times in accessing the data?
a. indirect addressing mode
b. Direct addressing mode
oc. Immediate addressing mode
O d. Relative addressing mode
Question 41
Complete
Mark 1.00 out of 1.00
In the MIPS instruction fields, the shamt field is of
a. 4 bits
○ b. 6 bits
o c. 7 bits
d. 5 bits

722, 5.55 AW	00 200 Mildochi Offinio Test 11 00 2022. Attempt Teview
Question <b>42</b>	
Complete	
Mark 1.00 out of 1.00	
The following assembly program is run over the MIPS	pipeline architecture. Choose the wrong option.
Assembly code:	
i1. pp1: L.D F0,0(R1);	
i2. ADD.D F4,F0,F2;	
i3. S.D F4,0(R1);	
i4. DADDUI R1,R1,#-8;	
i5. BNE R1,R2,pp1	
a. i1 is used for array element	
○ b. i4 is used as an increment pointer	
c. i3 is used to store the results	
Od. i2 is used for adding scalar value	
Question 43	
Complete  Mark 1.00 out of 1.00	
Walk 1.00 Out of 1.00	
Which one of the following most profoundly describe	os the functionality of the control unit in CDLI2
which one of the following most profoundly describe	is the functionality of the control unit in CPO:
a. To store program instruction	
b. To perform logic operations based on decoded	d program instructions
c. To generate the control signals based on deco	ded program instructions
Od. To perform the arithmetic operations based or	n decoded program instruction

Question 44 Complete	
Mark 1.00 out of 1.00	
By using pipelining, the latency of the instructions?	
○ a. Increases	
b. Decreases	
○ c. Remains the same	
O d. It is unity	
Question 45	
Complete Mark 100 and 1100	
Mark 1.00 out of 1.00	
The following lines of code IR <= Memory[PC]; PC <= PC + 4; explains the	
a. None of them	
O b. Instruction Decode Step	
<ul><li>c. Instruction Fetch Step</li></ul>	
O d. Instruction Excute Step	
Jump to	

CS-208-Assignment-3\_06-04-2022 ►