

[Dashboard](#) / [My courses](#) / [CS208](#) / [CS-208-Assignment-5 20-04-2022](#) / [CS-208-Assignment-5 20-04-2022](#)

**Started on** Wednesday, 20 April 2022, 12:10 PM

**State** Finished

**Completed on** Wednesday, 20 April 2022, 12:15 PM

**Time taken** 4 mins 54 secs

**Grade** 4.0 out of 5.0 (80%)

Question **1**

Correct

Mark 1.0 out of 1.0

For virtual memory address translation, select the correct option.

- ☐ a. Hardware converts virtual addresses to virtual addresses and OS-managed lookup table
- ☒ b. Hardware converts virtual addresses to physical addresses and OS-managed lookup table
- ☐ c. Hardware converts physical addresses to virtual addresses and OS-managed lookup table
- ☐ d. None of the mentioned



Your answer is correct.

The correct answer is:

Hardware converts virtual addresses to physical addresses and OS-managed lookup table

Question **2**

Correct

Mark 1.0 out of 1.0

For the Virtual Memory Design Issues, select the right option.

- ☒ a. All of the mentioned
- ☐ b. Page faults need not be handled by hardware
- ☐ c. Write through approach cannot be used
- ☐ d. Page size should be large enough to try to amortize the high access time



Your answer is correct.

The correct answer is:

All of the mentioned

Question **3**

Correct

Mark 1.0 out of 1.0

Making Address Translation Faster, Choose the correct option.

- ☐ a. Each memory access requires two memory reads
- ☒ b. All of the mentioned
- ☐ c. A special address translation cache called Translation Lookaside is required
- ☐ d. The page tables are stored in the main memory



Your answer is correct.

The correct answer is:

All of the mentioned

Question **4**

Correct

Mark 1.0 out of 1.0

For 32 bit data/4 blocks, 32 bit address is given for the CACHE of 32 KB(data part only). Calculate the size of the CACHE?

- ☐ a. None of the mentioned
- ☒ b. 314 KB
- ☐ c. 316 KB
- ☐ d. 314 B



Your answer is correct.

The correct answer is:

314 KB

Question **5**

Incorrect

Mark 0.0 out of 1.0

What is miss penalty for the parameters given below.

1. One clock to send the address.
2. 10 clocks for each DRAM access.
3. 1 clock for send the memory word to CACHE from DRAM.
4. CACHE width is 4W and DRAM width is 1W

- ☐ a. 46 Clock Cycles
- ☐ b. 45 Clock Cycles
- ☐ c. None of the mentioned
- ☒ d. 44 Clock Cycles



Your answer is incorrect.

The correct answer is:

45 Clock Cycles

[◀ CS-208-Assignment-4\\_13-04-2022](#)

Jump to...

[CS-208 End-Sem Online Exam-13-05-2022 ▶](#)