

# **Coverage report**


# **Failing Regression:**




# Passing Regression after the failing regression:




# **TestCases Mapped:**




### **Assertions/Checkers for Tx interface:**




Assertions/Checkers for Rx interface:




## **Functional Coverage for Tx interface:**



**Functional Coverage for Rx interface:** 



# **Code Coverage:**



### **Code Coverage Holes:**

[Explain any code coverage holes (if any)]

# **Bugs report**

### Bug 1

## What is the bug?

When multiple short packet sequences are received parallelly on different ports, the rx\_eot\_timeout\_check assertion fails. This means that End of Transmission signal is creating an issue in some part of the design files.

#### Where is it?

Module: module htax\_outport\_data\_mux

File: module htax\_outport\_data\_mux.v

Line number(s): L43

## How to reproduce:

```
task body();
repeat(500) begin
   for (int j = 0; j < 4; j++) begin
    foreach (port[i]) begin
       int rand_idx = $urandom_range(3, i); // Random index between i and 3
       int temp = port[i];
       port[i] = port[rand_idx];
       port[rand_idx] = temp;
       `uvm_do_on_with(pkt0, p_sequencer.htax_seqr[port[0]], {pkt0.dest_port == port[0]; pkt0.length inside
       {[3:10]}; pkt0.delay < 5;})
        `uvm_do_on_with(pkt1, p_sequencer.htax_seqr[port[1]], {pkt1.dest_port == port[1]; pkt1.length inside
        {[3:10]}; pkt1.delay < 5;})
        `uvm_do_on_with(pkt2, p_sequencer.htax_seqr[port[2]], {pkt2.dest_port == port[2]; pkt2.length inside
       {[3:10]}; pkt2.delay < 5;})
        `uvm_do_on_with(pkt3, p_sequencer.htax_seqr[port[3]], {pkt3.dest_port == port[3]; pkt3.length inside
       {[3:10]}; pkt3.delay < 5;})
    end
```

By running this parallelized short-packet test, the assertion bug can be triggered.

#### **Expected behavior:**

The selected\_eot signal in the DUT should correctly indicate the End of Transmission. This should work even if EOT occurs on one or more than one input port. This in turn drives the eot timeout assertion which has a tran\_cycles\_left counter which should decrement when tran\_on is active.

### **Actual behavior:**

```
assign selected_eot = |(eot_in & inport_sel_reg) & ~(&(eot_in));
```

The selected\_eot signal does not assert when all eot\_in bits are set. As a result, the tran\_cycles\_left counter does not decrement and leads to the eot\_timeout assertion fails.


#### Bug fix:

Removing the &  $\sim$ (&(eot\_in)) from the design file, should fix the code.


```
assign selected_eot = |(eot_in & inport_sel_reg);
```

This way, the selected\_eot signal asserts if any valid EOT signal exists. This removes the erroneous dependency on ~(&(eot\_in)), which incorrectly deasserted selected\_eot when all eot in bits were set.

#### **Failing Assertion:**



### **Failing Scenario Waveform:**



Failing Assertion Passing after the fix:

