The background of the slide features a complex arrangement of interlocking metallic gears of various sizes. A prominent clock face is visible in the upper right quadrant, showing numbers from 02 to 07 and the letters 'NE' and 'SE'. The entire scene is rendered in a monochromatic, metallic blue-grey tone with a subtle texture.

# Reducing Complexity of SCMA Decoding Algorithm Using Hardware Optimization

Presented By:-

Prateek Kumar - 2021181

Sagar Keim - 2019196


# 5G Challenges

- Increasing no. of connected users and devices
- **Target connection density: 1 million devices per km<sup>2</sup>** [1]
- Difficulty in satisfying this with flexible - orthogonal multiple access techniques

## SCMA

(Sparse Code Multiple Access)

- A CD-NOMA technique.
- Bit <----> Constellation Mapping + Low Density Spreading = Bit <-----> Different Sparse Codewords



# Literature Review

## *Sparse Code Multiple Access*

- Hardware Design and Implementation of Sparse Code Multiple Access
  - Focus on optimizing the SCMA decoding algorithms, specifically Log-MPA.
  - Explored SIMD-based parallelization techniques, Gaussian approximations for noise modeling.
  - Achieved up to **21x performance boost** using hardware-level parallelization.
  - Showed trade-offs between throughput and power efficiency using multi-threaded SIMD architectures.
- Performance Characterization of an SCMA Decoder
  - Characterized **hardware complexity and latency** of SCMA decoding.
  - Implemented parallel processing using high-level synthesis (HLS) tools for hardware acceleration.
  - Reduced latency and energy consumption while maintaining error performance.
  - Demonstrated how **Vivado HLS optimizations** improve throughput on FPGA implementations.

# Proposed Project

- Provide a hardware implementation of SCMA decoder.
- Offload bottleneck tasks to FPGA (Field-Programmable Gate Array)
- Reduce time complexity and resource utilization with hardware optimizations on the FPGA.

# Expected outcome

- FPGA implementation of SCMA
- Enhanced overall performance of CD-NOMA decoding for 6G



# Simulation Flow Overview

**INITIALIZATION:** Set up parameters and codebooks.


**DATA CREATION:** Randomly generate data to be transmitted

**ENCODING:** Map user data to codewords using predefined SCMA codebooks.

**TRANSMISSION:** Adds noise according to SNR


**DECODING:** Apply message passing algorithm to recover user data.

**PERFORMANCE METRICS:** Calculate Bit Error Rate (BER) over iterations.



$$\mathbf{V}(\# \text{ Users}) = 6 \quad \mathbf{K}(\# \text{ REs - Resource Elements}) = 4 \quad \mathbf{M}(\# \text{ Codewords}) = 4 \quad \mathbf{N}(\# \text{ Frames}) = 1$$

# Hardware Decoder Architecture



# Implementation and Optimization



The SCMA decoder design was implemented using a top-down approach in Vivado HLS. The following optimizations were applied to improve performance:

## **Memory Optimization:**

- Codebooks (``CB_real`` and ``CB_imag``) were stored as read-only constant arrays in on-chip memory to reduce access latency.
- Intermediate values, like channel-wise message contributions, were kept in local variables to minimize off-chip memory usage.

## **Arithmetic Operations:**

- Hardware-optimized functions (``hls::log``, ``hls::exp``, ``hls::atan2``, etc.) were used for logarithmic, exponential, and trigonometric calculations, ensuring accuracy with minimal hardware overhead.

## **Efficient Data Access:**

- Multidimensional arrays were designed to minimize data dependencies, enabling parallel computation of users' codewords by isolating memory regions.

# Work Done: Vitis HLS



```
1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling ../../../../scma_tb.cpp in debug mode
4   Generating csim.exe
5 *****INPUT S***** (0.114534 + -0.809050i)
6 (-0.133710 + -0.089400i)
7 (0.877914 + -0.607059i)
8 (0.117609 + -0.089835i)
9 *****LLR SW***** -0.066879
10 -0.150131
11 -0.846068
12 -1.487909
13 -0.464295
14 -0.036847
15 -0.903067
16 -1.020223
17 -0.214334
18 0.150473
19 -1.244888
20 0.701885
21 *****LLR HW***** -0.066879
22 -0.150131
23 -0.846068
24 -1.487909
25 -0.464295
26 -0.036847
27 -0.903067
28 -1.020223
29 -0.214334
30 0.150473
31 -1.244888
32 0.701885
33 No error
34 INFO: [SIM 1] CSim done with 0 errors.
35 INFO: [SIM 3] ***** CSIM finish *****
```

C Simulation Result

Synthesis Summary Report of 'scma\_decoder'

**General Information**

Date: Sat Dec 7 04:12:54 2024  
Version: 2022.2 (Build 3670227 on Oct 13 2022)  
Project: scma2

Solution: solution1 (Vivado IP Flow Target)  
Product family: zynqplus  
Target device: xczu7ev-ffvc1156-2-e

**Timing Estimate**

Target	Estimated	Uncertainty
20.00 ns	18.608 ns	1.25 ns

**Performance & Resource Estimates**

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count
scma_decoder				-	181781	3.636E6		181782	
scma_decoder_Pipeline_1				-	6	120.000		6	
scma_decoder_Pipeline_2	II Violation			-	16	320.000		16	
scma_decoder_Pipeline_VITIS_LOOP_144_4	II Violation			-	10	200.000		10	
scma_decoder_Pipeline_VITIS_LOOP_164_6_VITIS_LOOP_165_7	II Violation			-	50	1.000E3		50	
scma_decoder_Pipeline_5	II Violation			-	161	3.220E3		161	

Synthesis Result

Cosimulation Report for 'scma\_decoder'

**General Information**

Date: Sat 07 Dec 2024 05:01:41 AM IST  
Version: 2022.2 (Build 3670227 on Oct 13 2022)  
Project: scma2  
Status: Pass

Solution: solution1 (Vivado IP Flow Target)  
Product family: zynqplus  
Target device: xczu7ev-ffvc1156-2-e

**Cosim Options**

Tool: Vivado XSIM  
RTL: Verilog


**Performance Estimates**

Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
scma_decoder						
scma_decoder_Pipeline_1			3		3	3
scma_decoder_Pipeline_2			11		11	11
scma_decoder_Pipeline_VITIS_LOOP_144_4			8		8	8
scma_decoder_Pipeline_VITIS_LOOP_164_6_VITIS_LOOP_165_7			48		48	48
scma_decoder_Pipeline_5			127		127	127
scma_decoder_Pipeline_8			47		47	47
scma_decoder_Pipeline_9			47		47	47
scma_decoder_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_4_VITIS_LOOP_232_5			257		257	257
scma_decoder_Pipeline_VITIS_LOOP_274_11_VITIS_LOOP_275_12_VITIS_LOOP_276_13			96		96	96

C RTL Co simulation Result




# Vivado Block Design



Implemented the baseline software code on ZCU106 PS.


- Created Block Design
- Wrote SDK code
- Executed on the HW





# Hardware Simulation Results

```
ryzen01@ryzen01: /dev
ryzen01... x ryzen01... x ryzen01... x ryzen01... x ryzen01... x
1.616149
Execution Time for SCMA Decoding on PS in Micro-Seconds: 12625.656250
Xilinx Zynq MP First Stage Boot Loader
Release 2022.2 Nov 27 2024 - 06:58:56
PMU-FW is not running, certain applications may not be supported.
Execution Time for SCMA Encoding on PS in Micro-Seconds: 3.989899
-0.153994
-0.345689
-1.948143
-3.426037
-1.069080
-0.084844
-2.079389
-2.349150
-0.493521
0.346477
-2.866460
1.616149
Execution Time for SCMA Decoding on PS in Micro-Seconds: 12625.788086
```



This is the execution result on the ZCU-106 FPGA board and its result was noted down.

Execution Time for encoder: **3.98 us**

Execution time for decoder: **12.625 ms**


# Hardware Power Utilization

## Utilization

Post-Synthesis

| Post-Implementation

Graph | Table



## Power

Summary | On-Chip

Total On-Chip Power:

4.996 W

Junction Temperature:

29.9 °C

Thermal Margin:

70.1 °C (70.3 W)

Effective  $\theta_{JA}$ :

1.0 °C/W

Power supplied to off-chip devices:

0 W

Confidence level:

Medium

[Implemented Power Report](#)


Solution 1

## Utilization

Post-Synthesis

| Post-Implementation

Graph | Table



## Power

Summary | On-Chip

Total On-Chip Power:

5.169 W

Junction Temperature:

30.1 °C

Thermal Margin:

69.9 °C (70.1 W)

Effective  $\theta_{JA}$ :

1.0 °C/W

Power supplied to off-chip devices:

0 W

Confidence level:


Medium

[Implemented Power Report](#)

Solution 2



# SNR vs BER



# Results

	Algorithm evaluation using Vivado HLS				
		<b>Solution 1</b> (No Directive)	<b>Solution 2</b> (pipeline,BRAM)	<b>C Implementation</b>	<b>Matlab Implementation</b>
<b>Timing Analysis</b>	<b>Estimated Clock Period [ns]</b>	8.728 ns	18.608 ns	-	-
	<b>Latency in clock cycles</b>	659211	181781	-	-
	<b>Latency in time [ms]</b>	6.592ms	3.383 ms	12.626 ms	1526 ms
	<b>Acceleration Factor</b>	<b>231x</b>	<b>451x</b>	<b>120x</b>	<b>1x</b>
<b>Resource utilization analysis</b>	<b>BRAM</b>	56 (8%)	64 (10%)	-	-
	<b>DSP</b>	384 (22%)	802 (46%)	-	-
	<b>FF</b>	52691 (11%)	65924 (14%)	-	-
	<b>LUT</b>	50568 (21%)	73698 (31%)	-	-

# Future Research Directions

- Other Hardware optimizations that can be performed:
  - Word Length Optimization
  - LUT based or linear interpolation based mathematical functions
  - Loop Unrolling
- Algorithm Level Optimization:
  - Using the spatial locality and temporal locality into consideration for fading coefficients in the algorithm- reusing results from the previous iteration.
- Implementation of other SCMA algorithms on the hardware and comparing multiple decoding algorithms.



THANK YOU