LAB ASSESSMENT -3 NAME: Rahul Mahesh Awari REGISTER NUMBER: 18BEC2014 SUBJECT: VLSI SYSTEM DESIGN (ECE3002-ELA) SLOT: L43 + L44 FACULTY: PROF. JAGANNADHA NAIDU K

AIM:-Functions Implementation using PTL logic using NMOS only.


Given Boolean Expression:-


Y=BC+A'(B⊕C)

TO FIND:-

- 1) Functionality
- 2) Delay Estimation
- 3) Average Power dissipation.

Circuit Schematic:-





TRUTH TABLE:-


Α	В	С	Υ
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

OBSERVATION:-

It is observed that when A and C is low or high ,the input at B is propagrated and reflected at Y(output).

GRAPHS:-

I) Functionality



- A) Length of NMOS-180nm
- B) Width of NMOS-500nm
- 2) Pulse Voltage is used with following input :-

V1=0

V2=1.8

Tdelay=0

Trise=10p

Tfall=10p

Ton=400n

Tperiod=800n


Ncycles=10.


II) DELAY ESTIMATION

It is observed from truth table that when Input A and C is low or high the output observed At Y is same as input B.Hence This condition is used for delay estimation.

$$A=0,C=0, B(0\rightarrow 1.8)$$

GRAPHS:-








Iii)POWER ESTIMATION:-

To Calculate Avg power emitted by each transistor.

GRAPHS:-







CALCULATIONS:-

I) DELAY ESTIMATIONS:-

Case1)

A=0

C=0

 $B(0 \rightarrow 1.8)$

T1=1.200005us

T2=1.2000359us

T3=1.0000243us

T4=1.000016us

Tpdr=30.9ps

Tpdf=9.3ps

Case2)

A=1

C=1

 $B(1.8 \rightarrow 0)$

T1=1.0000465us

T2=1.000015us

T3=1.2000143us

T4=1.2000050us

Tpdr=31.5ps Tpdf=9.3ps

POWER ESTIMATION:-

M1	4.5162nW
M2	6.3008nW
M3	2.8272nW
M4	3.9735nW
M5	1.34nW
M6	4.12nW

Avg Power=23.2026nW

INFERENCE:-

- 1) The given boolean expression is implemented using pass transistor logic using only NMOS.
- 2) For Delay estimation ,It is observed from truth table that the input B Is reflected at output Y,irrespective of input A and C.
- 3) So for delay estimation we consider situation of A=0,C=0 and B(0 \rightarrow 1.8) And Case 2 A=1.8,C=1.8 and B(1.8 \rightarrow 0).
- 4) Time at which value is Vdd/2 is observed for both input B and output Y and The difference is used for the calculation of time delay.
- 5) The rise delay is observed to be around 30.9ps and fall delay to be 9.3ps
- 6) The average power calculated is the cummulative power of all the six transistor.
- 7) In functionality graph is can be observed that for A is on B is propagated and values similar to truth table.