
# LAB ASSESSMENT -4 NAME: Rahul Mahesh Awari REGISTER NUMBER: 18BEC2014 SUBJECT: VLSI SYSTEM DESIGN (ECE3002-ELA) SLOT: L43 + L44 FACULTY: PROF. JAGANNADHA NAIDU K

# AIM:-Implementing Positive D-Latch using Transmission gate logic.

#### **TO FIND:-**

- A) Functionality
- B) Delay Estimation( $D \rightarrow Q$ )
- C) Power Dissipation.

#### **CIRCUIT SCHEMATIC:-**



# **NMOS:-**Width=1um Length=180nm PMOS:-Width=1.87um Length=180nm **FUNCTIONALITY:-**LTspice XVII - task4.asc <u>File Edit Hi</u>erarchy <u>View Simulate Tools <u>W</u>indow <u>H</u>elp</u> task4 🕻 task4.asc Type here to search O 🖽 🙋 🤚 (a) 00:39 (b) 28-09-2020 Tspice XVII - [task4] 麗 Ble View BotSettings Simulation Iools Window Help | D 의 및 약 차 에 역 및 및 및 監법 | 목록함 | 호텔 리플 및 스트 및 스트 및 후 및 전 및 전 및 조를 제 후 1.2V-1.0V-0.8V-0.4V-0.2V-1.6V-1.4V-1.2V-1.0V-1.8V 1.6V 1.4V 1.0V 0.8V 0.6V 0.4V 0.2V 0.0V

O H; 🙋 👼 🔓 🍘 🚆 刘 😕 😗 🍏 🕅 듣 🔽 😡 🔯 🧑 ^ 🗪 🗉 🤅 40 28-09-2020 長

Type here to search


#### **Observation:-**


- 1) When clk=1 Q(Output) is D(Input).
- 2) When clk=0 Q(Output) is Q(Prev state).


### DELAY ESTIMATION(D $\rightarrow$ q)

For calculating Delay clk is kept as 1. Tpdr and Tpdf.

Clkb is kept as 0.







#### **PULSE SPECIFICATION:-**

#### Clk=1

V1=1.8

V2=1.8

Tdelay=0

Trise=1p

Tfall=1p

Ton=2u


Tperiod=4u


Ncycles=10

#### **OBSERVATION:-**

- 1) When clk=1 as D rises Q also rises.
- 2) When clk=1 as D falls Q also falls.

#### **POWER ESTIMATION:-**







#### **CALCULATIONS:-**

#### **Propagation Delay:-**

When clk=1;

Q=D

#### Hence

T1=5.700016us T2=5.700005us

#### Hence Tpdf=T2-T1=11.01ps.

For Rise Delay

T1=1.8000163us T2=1.8000005us

#### Hence Tdpr=T2-T1=15.8ps.

# **Average Power Calculation:-**

M1	31.555nW	
M2	2.650nW	
M3	64.121nW	
M4	19.81nW	
M5	47.755nW	
M6	24.617nW	
M7	20.486nW	
M8	65.755nW	

#### **Avg Power=276.775nW**


#### **INFERENCE:-**

- 1) From Above Experiment it is observed that when clk=0 Q=Q and clk=1 Q=D.
- 2) D flip flop can be considered as a basic memory cell because it stores the value on the data line with the advantage of the output being synchronised to a clock. D flip flops form the basis of shift registers that are used in many electronic device. Many

logic synthesis tool use only D flip flop or D latch. FPGA contains edge triggered flip flops. D flip flops are also used in finite state machines.

- 3) When clock is 1 the pass transistor in red is on (the input to the gate of nmos is 1 and to the gate of pmos is 0) therefore the output is D as D changes the output changes accordingly. The two inverters act as a buffer.
- 4) When clock is 0 the pass transistor in red is on and the one connected to the input D is off thus any changes in D does not affect the circuit. If we observe the transistor in red is connected to the buffer at the output which loops back to its input thus the same value occurs at Q' again and again till this pass transistor is on.

#### Diagram:-



# **TRUTH TABLE:-**

Clk	D	Q		Description
↓ » O	X	Q	Q	Memory no change
↑ » 1	0	0	1	Reset Q » 0
↑ » 1	1	1	0	Set Q » 1