

## LAB ASSESSMENT -4

NAME: Rahul Mahesh Awari

REGISTER NUMBER: 18BEC2014

SUBJECT : VLSI SYSTEM DESIGN (ECE3002-ELA)

SLOT : L43 + L44



FACULTY : PROF. JAGANNADHA NAIDU K

## AIM:-Implementing Positive D-Latch using Transmission gate logic.

### TO FIND:-

- A) Functionality
- B) Delay Estimation( $D \rightarrow Q$ )
- C) Power Dissipation.

### CIRCUIT SCHEMATIC:-



## NMOS:-

Width=1um



Length=180nm

## PMOS:-

Width=1.87um

Length=180nm

## FUNCTIONALITY:-





## Observation:-

- 1) When  $\text{clk}=1$   $Q(\text{Output})$  is  $D(\text{Input})$ .
- 2) When  $\text{clk}=0$   $Q(\text{Output})$  is  $Q(\text{Prev state})$ .



## DELAY ESTIMATION( $D \rightarrow q$ )

For calculating Delay  $\text{clk}$  is kept as 1.  
 $T_{\text{pdr}}$  and  $T_{\text{pdf}}$ .



$\text{Clkb}$  is kept as 0.



## TPDF Observed at $V_{dd}/2$ :-



## TPDR Observation at $V_{dd}/2$ :-



## PULSE SPECIFICATION:-

Clk=1

V1=1.8

V2=1.8

Tdelay=0

Trise=1p

Tfall=1p

Ton=2u


Tperiod=4u



Ncycles=10

## OBSERVATION:-



- 1) When clk=1 as D rises Q also rises.
- 2) When clk=1 as D falls Q also falls.

## POWER ESTIMATION:-









## CALCULATIONS:-

### Propagation Delay:-

When  $\text{clk}=1$ ;

$Q=D$

**Hence**

$T1=5.700016\mu\text{s}$

$T2=5.700005\mu\text{s}$

**Hence  $T_{pdf}=T2-T1=11.01\text{ps}$ .**

For Rise Delay

$T1=1.8000163\mu\text{s}$

$T2=1.8000005\mu\text{s}$

**Hence  $T_{dpr}=T2-T1=15.8\text{ps}$ .**

### Average Power Calculation:-

M1	31.555nW
M2	2.650nW
M3	64.121nW
M4	19.81nW
M5	47.755nW
M6	24.617nW
M7	20.486nW
M8	65.755nW

**Avg Power=276.775nW**

### INFERENCE:-


- 1) From Above Experiment it is observed that when  $\text{clk}=0$   $Q=Q$  and  $\text{clk}=1$   $Q=D$ .
- 2) D flip flop can be considered as a basic memory cell because it stores the value on the data line with the advantage of the output being synchronised to a clock. D flip flops form the basis of shift registers that are used in many electronic device. Many

logic synthesis tool use only D flip flop or D latch. FPGA contains edge triggered flip flops. D flip flops are also used in finite state machines.

3) When clock is 1 the pass transistor in red is on (the input to the gate of nmos is 1 and to the gate of pmos is 0) therefore the output is D as D changes the output changes accordingly. The two inverters act as a buffer.

4) When clock is 0 the pass transistor in red is on and the one connected to the input D is off thus any changes in D does not affect the circuit. If we observe the transistor in red is connected to the buffer at the output which loops back to its input thus the same value occurs at Q' again and again till this pass transistor is on.

**Diagram:-**



**TRUTH TABLE:-**

Clk	D	Q		Description
↓ » 0	X	Q	$\overline{Q}$	Memory no change
↑ » 1	0	0	1	Reset Q » 0
↑ » 1	1	1	0	Set Q » 1