
a Co a D c d

A simple schedule for $\mathbf{w} \leftarrow \mathbf{x} * \mathbf{2} + \mathbf{19} * \mathbf{y} * \mathbf{z}$ is included below on the left, along with operation latencies. Produce an optimized schedule with the minimum completion time, using as many registers as you choose.

loadAl	$r0$, @x \rightarrow $r1$
add	r1, r1 → r1
loadl	19 → r2
loadAl	r0, @y → r3
mult	r2, r3 → r2
loadAl	r0, @z → r3
mult	r2, r3 → r2
add	r1, r2 → r1
storeAl	r1 → r0,@w

Instruction	Cycles	Meaning
loadAl rx, c ⇒ rz	3	$MEM(rx + c) \rightarrow rz$
storeAl rx \Rightarrow ry, c	3	$rx \rightarrow MEM(ry + cz)$
loadl $c \Rightarrow rx$	1	$c \rightarrow rx$
add rx, ry ⇒ rz	1	$rx + ry \rightarrow rz$
mult rx, ry \Rightarrow rz	2	rx * ry → rz
Shift rx, $c \Rightarrow ry$	1	$(rx << c) \rightarrow ry$

Dependence Graph



а	loadAl	r0, @x → r1
b	add	r1, r1 → r1
С	loadl	19 → r2
d	loadAl	r0, @y → r3
е	mult	r2, r3 → r2 r0, @z → r3
f	loadAl	r0, @z → r3
g	mult	r2, r3 → r2
h	add	r1, r2 → r1
i	storeAl	r1 → r0,@w

Instruction	Cycles	Meaning
loadAl rx, $c \Rightarrow rz$	3	$MEM(rx + c) \to rz$
storeAl $rx \Rightarrow ry$, c	3	$rx \rightarrow MEM(ry + cz)$
loadl $c \Rightarrow rx$	1	$c \rightarrow rx$
add rx, ry \Rightarrow rz	1	$rx + ry \rightarrow rz$
mult rx, ry \Rightarrow rz	2	$rx * ry \rightarrow rz$
Shift rx, $c \Rightarrow ry$	1	$(rx << c) \rightarrow ry$

```
d: loadAl
                r0, @y → r1
                                          latency 3
                r0, @z \rightarrow r2
f: loadAl
                                          latency 3
               19 → r3
c: loadl
                                          latency 1
a: loadAl
                r0, @x \rightarrow r4
                                          latency 3
               r1, r3 \rightarrow r5
e: mult
                                         latency 2
   NO-OP (due to use of r5 in g)
g: mult
            r2, r5 \rightarrow r6
                                       latency 2
b: add r4, r4 \rightarrow r7
                                       latency 1
h: add
                r6, r7 \rightarrow r8
                                          latency 1
i: storeAl r8 → r0,@w
                                       latency 3
   NO-OP
   NO-OP
```

The shortest possible schedule(assuming at most 1 instruction is issued per cycle) is 12 cycles. Attempt to re-order instructions to remove the NO-OP in the middle of the code may remove the NO-OP itself, but results in a new NO-OP due to other data dependencies.