Interacting with FPGA Designs using Linux*

PDF created: December 13, 2017 Validated using tools release: 17.0.0

Contents

Overview	1
Prerequisites	1
Preparing the Terasic DE10-Nano Board	2
Prepare the Linux Example Material	7
Build the devmem Utilities to Interact with the FPGA Design	8
Build a Linux Application to Interact with the FPGA Design	12
Load a Device Tree Overlay to Interact with the FPGA Design	23

Overview

This tutorial demonstrates how to use various Linux capabilities to interact with the hardware modules instantiated in an FPGA design from the HPS processor. This Linux tutorial is based on the FPGA design created in a prior tutorial "My First HPS System". In that tutorial you create this Qsys system:




Figure 1: HPS System Block Diagram

In this tutorial we will demonstrate how you can interact with the Qsys system in the FPGA through the HPS-to-FPGA bridges provided on the HPS core, reading and writing to the slave peripherals they are connected to. We demonstrate the *devmem* and *devmem2* programs that can peek and poke at the FPGA peripherals. We also demonstrate how to build a Linux application to interact with those same soft IP peripherals. Finally we demonstrate how to use a number of *sysfs* capabilities provided by existing device drivers for the FPGA based peripherals which we will enable with a *device* tree overlay.

Intel, and Quartus are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other names and brands may be claimed as the property of others.

Prerequisites

The following are required:

- Linux development host PC with internet connection and serial terminal emulator
- Completed Intel[®] Quartus[®] software project from "My First HPS System"
 - Either follow the tutorial steps presented <u>here</u>.
 - Or, obtain the prebuilt output required from that tutorial <u>here</u>
- Terasic DE-10 Nano SD Card Image Archive: de10-nano-image-Angstrom-v2016.12.socfpga-sdimg.2017.03.31.tgz
 - You can download the archive from this location https://downloadcenter.intel.com/download/26687/ Downloads-for-the-Terasic-DE10-Nano-Kit-Featuring-an-Intel-Cyclone-V-FPGA-SoC
- Terasic DE10-Nano board
- MicroSD* card for Terasic DE10-Nano
- MicroSD card adapter for host PC if necessary
- Power supply for Terasic DE10-Nano
- Mini USB cable to connect Terasic DE10-Nano UART console port with PC

Notes:

■ The SD card image archive and the **blink** hardware project from the "My First HPS System" tutorial are assumed to be stored in the **\$DE10_NANO** folder on the host PC. Make sure you define this environment variable to point at the location where these files are stored. For instance, if you store these files in your **HOME** directory, in a directory called **de10-nano**, you can define the environment variable like this:

```
$ export DE10_NANO=~/de10-nano
```

- The following files from the **blink** hardware project are used by this guide:
 - blink/output_files/blink.rbf for configuring the FPGA from U-Boot
 - blink/qsys_headers/hps_0_arm_a9_0.h for details about IP addresses inside the FPGA fabric
- If you need the prebuilt files from the **blink** hardware project, you can download them to your local file system here. Save the ZIP archive file to this location, **\$DE10_NANO/**, the location stored in the environment variable suggested in the note above. After you have stored the archive you can extract the contents like this:

```
$ cd $DE10_NANO
$ unzip blink_for_uboot.zip
```

Throughout this guide, filenames and parameters that can change based on the latest release filenames or host computer configuration are marked in red. You may need to change those values based on your specific environment and the version that you are using.

Preparing the Terasic DE10-Nano Board

This section describes how to prepare the Terasic DE10-Nano board for use in this tutorial.

Step 1. Remove the microSD card from your Terasic DE10-Nano board and insert it into your host PC using an appropriate adapter if necessary.

Step 2. Extract the SD card image from the archive by running the following command:

```
$ cd $DE10_NANO
$ tar xf de10-nano-image-Angstrom-v2016.12.socfpga-sdimg.2017.03.31.tgz
```

Step 3. Write the SD card image to the microSD card using the **dd** command:

```
$ sudo dd if=de10-nano-image-Angstrom-v2016.12.socfpga-sdimg of=/dev/sdx bs=16M
```

After the SD image is copied to your microSD card some systems may automatically detect the new partitions that have been copied onto the microSD card and you will not have to manually probe them. If you do need to manually probe the partitions to get them to appear in your environment properly, you can do it like this:

```
$ sudo partprobe /dev/sdx
```

- **Step 4.** Download the Linux examples archive here. Save the ZIP archive file to this location \$DE10_NANO/linux_examples.zip.
- **Step 5.** Download the source code for the *devmem* utility:

```
# you can do this two different ways, use git to clone the repo and extract the
# desired file, or download the repo archive and extract the desired file

# using git you can do this:
$ git clone https://gfiber.googlesource.com/vendor/opensource/toolbox
$ cp toolbox/devmem.c .
$ rm -rf toolbox

# or you can download the repo archive like this:
$ wget https://gfiber.googlesource.com/vendor/opensource/toolbox/+archive/master.tar.gz
$ tar xf master.tar.gz devmem.c
$ rm master.tar.gz
```

Step 6. Download the source code for the *devmem2* utility:

```
$ wget http://free-electrons.com/pub/mirror/devmem2.c
```

Step 7. Mount the FAT partition of the microSD card on the host PC, and copy the required files to it. Depending on your host PC configuration, the mounting may happen automatically. The FAT partition is partition 1 on the microSD card. The instructions below assume manual mounting is needed:

```
# create a directory in $DE10_NANO to use as a mount point
$ mkdir sdcard

# mount partition 1 of the microSD card, this is the FAT partition
$ sudo mount /dev/sdx1 sdcard

# copy the required files onto the FAT partition
$ sudo cp $DE10_NANO/blink/output_files/blink.rbf sdcard/
$ sudo cp $DE10_NANO/blink/qsys_headers/hps_0_arm_a9_0.h sdcard/
$ sudo cp $DE10_NANO/devmem.c sdcard/
$ sudo cp $DE10_NANO/devmem2.c sdcard/
$ sudo cp $DE10_NANO/linux_examples.zip sdcard/

# unmount the FAT partition
$ sudo umount sdcard
$ sudo sync
```

- **Step 8.** Remove the microSD card from your host PC and insert it into the Terasic DE10-Nano board.
- **Step 9.** Configure the Terasic DE10-Nano dip switch block **SW10** (highlighted in red below) to these positions from left to right as viewed with the board oriented as shown in the image below: UP-DOWN-UP-DOWN-UP-UP

Image used with permission from Terasic Technologies Inc.



Figure 2: SW10 Configuration

Step 10. Plug a mini USB cable into the Terasic DE10-Nano UART console connector (highlighted in red below), then plug the other end of the USB cable into your host PC.

Image used with permission from Terasic Technologies Inc.



Figure 3: UART Console Connector on Terasic DE10-Nano Board

- **Step 11.** On the host PC, start a serial terminal (for example minicom, or putty) and connect to the serial port corresponding to the Terasic DE10-Nano UART console using the serial communication settings: 115,200-8-N-1.
- **Step 12.** Power the Terasic DE10-Nano board by inserting the power supply cord into the power connector (highlighted in red below).

Image used with permission from Terasic Technologies Inc.



Figure 4: Power Connector on Terasic DE10-Nano Board

Step 13. In the serial terminal, you should observe the boot messages as U-Boot starts and configures the FPGA and boots the Linux kernel. After a few seconds you will see the Angstrom logo scroll into view and a login prompt. You may also see some lingering boot messages related to the CRDA update that the cfg80211 driver is attempting to perform, this will eventually timeout and stop.

```
[ 31.907948] cfg80211: Calling CRDA to update world regulatory domain
[ 35.067904] cfg80211: Exceeded CRDA call max attempts. Not calling CRDA
```

If your login prompt was overwritten by the lingering boot message output, press return to get a clean login prompt again. Login with the username **root** and empty password (simply press the **enter** key for the password).

The Angstrom Distribution de10-nano ttyS0

Angstrom v2016.12 - Kernel 4.1.33-ltsi-altera

```
de10-nano login: root
Password: <the password is NULL so just press ENTER>
root@de10-nano:~#
```

Step 14. We need to disable some of the default functionality that the standard Terasic DE10-Nano SD card image assumes. Primarily we need to disable all of the functionality that depends on the default FPGA image so that we can load our **blink.rbf** instead. There are five services that get started in the systemd init environment which require the default FPGA image to be available, we will disable those services with the following commands:

```
# configure the linux environment so we can run our custom blink.rbf instead of
# the default RBF image. The following five services must be disabled:
root@de10-nano:~# systemctl disable de10-nano-fpga-leds.service
root@de10-nano:~# systemctl disable de10-nano-synergy-init.service
root@de10-nano:~# systemctl disable de10-nano-fftsw-init.service
root@de10-nano:~# systemctl disable de10-nano-fpga-init.service
root@de10-nano:~# systemctl disable de10-nano-xfce-init.service
```

If you ever want to enable the Linux environment to run with the default RBF image again, you can simply re-enable those five services like this:

```
# configure the linux environment so we can run the default RBF image.
# The following five services must be enabled:
root@de10-nano:~# systemctl enable de10-nano-fpga-leds.service
root@de10-nano:~# systemctl enable de10-nano-synergy-init.service
root@de10-nano:~# systemctl enable de10-nano-fftsw-init.service
root@de10-nano:~# systemctl enable de10-nano-fpga-init.service
root@de10-nano:~# systemctl enable de10-nano-xfce-init.service
```

Step 15. Read the next step before completing this step. After the five services described above are disabled we can reboot the Terasic DE10-Nano board.

```
# reboot the DE10-Nano
root@de10-nano:~# reboot
```

Step 16. In the serial terminal, interrupt the U-Boot autoboot countdown by pressing any key. This will provide access to the U-Boot console. If you are too slow and the Linux kernel begins to boot, you should allow Linux to load, login with the username **root** and empty password, simply press the **enter** key for the password. Then run the Linux command **reboot** which will shutdown the Linux session and reboot through U-Boot. Try to be quicker on the next pass through U-Boot and stop it by pressing any key during the autoboot countdown. Repeat as necessary.

```
U-Boot SPL 2017.03-rc2 (Mar 30 2017 - 19:07:16)
/data/de10-nano/release-build-2017.03.31/build/tmp-angstrom-glibc/work/de10_nano
-angstrom-linux-gnueabi/u-boot-socfpga/v2017.03gitAUTOINCd03450606b-r0/git/dri
vers/ddr/altera/sequencer.c: Preparing to start memory calibration
/data/de10-nano/release-build-2017.03.31/build/tmp-angstrom-glibc/work/de10_nano
-angstrom-linux-gnueabi/u-boot-socfpga/v2017.03gitAUTOINCd03450606b-r0/git/dri
vers/ddr/altera/sequencer.c: CALIBRATION PASSED
/data/de10-nano/release-build-2017.03.31/build/tmp-angstrom-glibc/work/de10_nano
-angstrom-linux-gnueabi/u-boot-socfpga/v2017.03gitAUTOINCd03450606b-r0/git/dri
vers/ddr/altera/sequencer.c: Calibration complete
Trying to boot from MMC1

U-Boot 2017.03-rc2 (Mar 30 2017 - 19:07:16 -0700)
```

```
CPU:
       Altera SoCFPGA Platform
FPGA: Altera Cyclone V, SE/A6 or SX/C6 or ST/D6, version 0x0
BOOT: SD/MMC Internal Transceiver (3.0V)
       Watchdog enabled
I2C:
      ready
DRAM: 1 GiB
MMC:
       dwmmc0@ff704000: 0
*** Warning - bad CRC, using default environment
In:
       serial
Out:
       serial
Err:
      serial
Model: Terasic DE10-Nano
Net:
Error: ethernet@ff702000 address not set.
No ethernet found.
Hit any key to stop autoboot: 0
```

Step 17. On the U-Boot console, run the following commands to configure the FPGA with the **blink.rbf** file from the SD card, then load the Linux kernel and device tree, configure the boot arguments to pass into the kernel and boot the kernel:

```
=> setenv fpga_file blink.rbf
=> run fpga_cfg
=> fatload mmc 0:1 ${kernel_addr_r} zImage
=> fatload mmc 0:1 ${fdt_addr} socfpga_cyclone5_de10_nano.dtb
=> setenv bootargs 'console=ttyS0,115200 root=/dev/mmcblk0p2 rootwait'
=> bootz ${kernel_addr_r} - ${fdt_addr}
```

You should see the Linux boot messages fill the serial terminal once the commands above complete.

The Terasic DE10-Nano should now be running Linux with our custom **blink.rbf** image loaded in the FPGA. Proceed to the next section to see how to interact with our FPGA design from the Linux environment.

Prepare the Linux Example Material

In this section we will simply prepare the environment by organizing the materials that we copied onto the FAT partition on the host PC.

- **Step 1.** Boot into the U-Boot console, and configure FPGA with the **blink.rbf** as described in the "Preparing the Terasic DE10-Nano Board" section above.
- **Step 2.** Move the Linux example contents from the FAT partition into the HOME directory of the root user that we logged in as. This requires a few commands to extract the ZIP archive and move the other files into the resulting directory structure, like this:

```
root@de10-nano:~# mv /media/FAT/linux_examples.zip .
root@de10-nano:~# unzip linux_examples.zip
root@de10-nano:~# mv /media/FAT/hps_0_arm_a9_0.h linux_examples/c_examples/
root@de10-nano:~# mv /media/FAT/devmem.c linux_examples/c_examples/
root@de10-nano:~# mv /media/FAT/devmem2.c linux_examples/c_examples/
root@de10-nano:~# find linux_examples -type 'f' | sort
linux_examples/c_examples/build_app.sh
linux_examples/c_examples/build_devmem.sh
```

```
linux_examples/c_examples/build_devmem2.sh
linux_examples/c_examples/devmem.c
linux_examples/c_examples/devmem2.c
linux_examples/c_examples/hps_0_arm_a9_0.h
linux_examples/c_examples/linux_blink_app.c
linux_examples/devicetree_overlay/soc_system.dtbo
linux_examples/devicetree_overlay/soc_system.dtso
linux_examples/sysfs_examples/read_button_pio_sysfs.sh
linux_examples/sysfs_examples/read_switch_pio_sysfs.sh
linux_examples/sysfs_examples/read_system_id_sysfs.sh
linux_examples/sysfs_examples/toggle_leds_sysfs.sh
```

When complete, you should see the file contents as listed in the last command above. These files can also be downloaded from the GitHub* repository if you would like to observe them on your local development host PC, some of them you already have on your host PC.

GitHub file locations:

- linux_examples/c_examples/build_app.sh Download here or view here.
- linux_examples/c_examples/build_devmem.sh Download here or view here.
- linux_examples/c_examples/build_devmem2.sh Download here or view here.
- linux_examples/c_examples/linux_blink_app.c Download here. or view here.
- linux_examples/devicetree_overlay/soc_system.dtso Download here or view here.
- linux_examples/sysfs_examples/read_button_pio_sysfs.sh Download here.
- linux_examples/sysfs_examples/read_switch_pio_sysfs.sh Download here or view here.
- linux_examples/sysfs_examples/read_system_id_sysfs.sh Download here or view here.
- linux_examples/sysfs_examples/toggle_leds_sysfs.sh Download here or view here.

Build the devmem Utilities to Interact with the FPGA Design

We want to interact with the IP modules inside the FPGA fabric, and in the Linux environment there are a couple of utility programs that allow us to perform simple peek and poke operations into the memory map called *devmem* and *devmem2*. These programs are not built into the default image for the Terasic DE10-Nano SD card so we had you download the source files from the internet and place them on the target so we can build them and use them.

Step 1. Start by changing into the **c_examples** directory of the **linux_examples** directory and execute the build scripts for *devmem* and *devmem2*. You can download the build script files from the GitHub repo using the links above.

```
root@de10-nano:~# cd linux_examples/c_examples/
root@de10-nano:~# ./build_devmem.sh
root@de10-nano:~# ./build_devmem2.sh
```

If you are curious about the build scripts that you just executed or the C source files that they just compiled, feel free to study their contents. You can use any number of utilities on the Terasic DE10-Nano target to view these contents, like vi, less, or cat to name a few.

Step 2. Next, we will interact with the IP modules inside the FPGA fabric using the *devmem* utilities we just built. This will require us to recall the address map produced in the previous tutorial. Remember that we used the sopc-create-header-files in that tutorial to create the hps_0_arm_a9_0.h header file, and then we dumped all of the base address macros from that file. We had you copy that header file onto the Terasic DE10-Nano target in the c_examples directory we are now in. To refresh your memory, dump the relevant FPGA base addresses out of that header file like this:

```
root@de10-nano:~# grep "_BASE" hps_0_arm_a9_0.h | grep -v "HPS_"
#define OCRAM_64K_BASE Oxc0000000
#define LED_PIO_BASE Oxff210000
#define BUTTON_PIO_BASE Oxff210010
#define SWITCH_PIO_BASE Oxff210020
#define SYSTEM_ID_BASE Oxff210030
```

We will set a number of environment variables to allow us to recall these base addresses easier for the rest of this tutorial. Execute these commands to setup these variables:

```
root@de10-nano:~# export OCRAM_64K_BASE=0xc0000000
root@de10-nano:~# export LED_PIO_BASE=0xff210000
root@de10-nano:~# export BUTTON_PIO_BASE=0xff210010
root@de10-nano:~# export SWITCH_PIO_BASE=0xff210020
root@de10-nano:~# export SYSTEM_ID_BASE=0xff210030
```

Step 3. Exercise the IP inside the FPGA fabric with *devmem* and *devmem2*

These are the usage requirements for the devmem and devmem2 utilities:

Both utilities allow you to read or write a memory location but they use slightly different command arguments and they output their results slightly differently as we demonstrate below.

Step 3a. Interact with the onchip RAM component. We will demonstrate *devmem* and *devmem2*.

```
# use the devmem utility first
# read the onchip RAM
root@de10-nano:~# ./devmem $OCRAM_64K_BASE 32
0x00000000
# write a pattern to the onchip RAM
root@de10-nano:~# ./devmem $OCRAM_64K_BASE 32 0x1234de10
0x0000000
0x1234de10
# verify the pattern remains in the onchip RAM
root@de10-nano:~# ./devmem $0CRAM_64K_BASE 32
0x1234de10
# now do the same things with the devmem2 utility
# read the onchip RAM
/dev/mem opened.
Memory mapped at address Oxb6fea000.
Value at address 0xC0000000 (0xb6fea000): 0x1234DE10
```

```
# write a pattern to the onchip RAM
root@de10-nano:~# ./devmem2 $OCRAM_64K_BASE w 0x5678de10
/dev/mem opened.
Memory mapped at address 0xb6fe6000.
Value at address 0xC0000000 (0xb6fe6000): 0x1234DE10
Written 0x5678DE10; readback 0x5678DE10

# verify the pattern remains in the onchip RAM
root@de10-nano:~# ./devmem2 $OCRAM_64K_BASE w
/dev/mem opened.
Memory mapped at address 0xb6f7d000.
Value at address 0xC0000000 (0xb6f7d000): 0x5678DE10
```

Step 3b. Interact with the LED PIO component. We will demonstrate *devmem* only.

```
# turn on half the LEDs
root@de10-nano:~# ./devmem $LED_PIO_BASE 32 0x55

# turn off those LEDs and turn on the other half of the LEDs
root@de10-nano:~# ./devmem $LED_PIO_BASE 32 0xaa

# write a loop to toggle LEDO and LED1 every half second for 10 times
root@de10-nano:~# COUNT=0
root@de10-nano:~# while [ $COUNT -lt 10 ]
> do
> ./devmem $LED_PIO_BASE 32 0x01 > /dev/null
> usleep 500000
> ./devmem $LED_PIO_BASE 32 0x02 > /dev/null
> usleep 500000
> ((COUNT++))
> done

# turn on all of the LEDs
root@de10-nano:~# ./devmem $LED_PIO_BASE 32 0xff
```

Step 3c. Exercise the HPS-to-FPGA reset functionality. Now that we have some LEDs illuminated, let's look at how the HPS-to-FPGA reset can be triggered. We have the ability to assert the reset provided into the FPGA by the HPS core, to do that we use the following commands to set and clear the **s2f** bit of the **miscmodrst** register located in the HPS Reset Manager, that is bit 6 of the HPS register at address 0xFFD05020:

```
# assert the H2F reset
root@de10-nano:~# ./devmem 0xFFD05020 32 0x40

# deassert the H2F reset
root@de10-nano:~# ./devmem 0xFFD05020 32 0x00
```

After executing the first command, the LEDs should all turn off, returned to their reset state. Do not forget to release the reset by clearing that bit with the second command. You can trigger the same reset effect by pressing the KEY0 push button. Turn on some LEDs again and try pressing KEY0 to prove that as well.

Please note that resetting the FPGA logic design while software is running on the HPS core can be dangerous for the software environment. If software drivers are interacting with FPGA logic at the time you invoke a reset like this, the hardware transactions can hang which causes the software environment to hang. So resetting part of the hardware system like this should be done with caution.

Step 3d. Interact with the button PIO component. The KEY1 push button is connected to this PIO peripheral.

```
# read the button with KEY1 not pressed
root@de10-nano:~# ./devmem $BUTTON_PIO_BASE 32
0x00000001

# read the button with KEY1 pressed
root@de10-nano:~# ./devmem $BUTTON_PIO_BASE 32
0x000000000

# read the button with KEY1 not pressed
root@de10-nano:~# ./devmem $BUTTON_PIO_BASE 32
0x000000001
```

Step 3e. Interact with the switch PIO component. The four slide switches are connected to this PIO peripheral.

```
# all switches in the up position
root@de10-nano:~# ./devmem $SWITCH_PIO_BASE 32
0x0000000f

# far right switch moved down
root@de10-nano:~# ./devmem $SWITCH_PIO_BASE 32
0x0000000e

# next switch to the left moved down
root@de10-nano:~# ./devmem $SWITCH_PIO_BASE 32
0x0000000c

# next switch to the left moved down
root@de10-nano:~# ./devmem $SWITCH_PIO_BASE 32
0x000000008

# last switch moved down
root@de10-nano:~# ./devmem $SWITCH_PIO_BASE 32
0x000000000
```

Step 3f. Interact with the system ID component. This component contains two 32-bit words, one ID value that we set to the value 0xde10de10 in the previous hardware portion of this tutorial and the second word that represents the Unix second time value when the Qsys system was generated.

```
root@de10-nano:~# ./devmem $SYSTEM_ID_BASE 32
0xde10de10
root@de10-nano:~# ./devmem $(($SYSTEM_ID_BASE + 4)) 32
0x593b4f62
```

Step 3g. Exercise the default slave peripheral. Here we will demonstrate what happens when we read and write to unmapped address spans.

```
# our peripherals are mapped into the HPS address span through the LWHPS bridge
# from 0xFF21_0000 thru 0xFF21_0038 and the HPS bridge from 0xC000_0000 thru
# 0xC000_FFFF, so we choose an arbitrary high address well above our peripherals
# and we read the 16 bytes of the default slave peripheral which should be
# initialized at device configuration to 0x0000_0000
# first create a function macro that we can use to dump the default slave easily
root@de10-nano:~# function dump_default_slave {
```

```
> for INDEX in (seq 0 4 ((\{2\} * 4 - 4)))
> printf "0x%08X: " $((${1:?} + INDEX))
> ./devmem $((${1:?} + INDEX)) 32
> done
> }
root@de10-nano:~# dump_default_slave 0xFF211000 4
0xFF211000: 0x00000000
0xFF211004: 0x00000000
0xFF211008: 0x00000000
0xFF21100C: 0x00000000
# now lets set those 4 words with a specific incrementing pattern
root@de10-nano:~# ./devmem 0xFF211000 32 0x0badf00d
root@de10-nano:~# ./devmem 0xFF211004 32 0x1badf00d
root@de10-nano:~# ./devmem 0xFF211008 32 0x2badf00d
root@de10-nano:~# ./devmem 0xFF21100C 32 0x3badf00d
# now validate that pattern repeats every 4 words
root@de10-nano:~# dump_default_slave 0xFF211000 8
0xFF211000: 0x0badf00d
0xFF211004: 0x1badf00d
0xFF211008: 0x2badf00d
0xFF21100C: 0x3badf00d
0xFF211010: 0x0badf00d
0xFF211014: 0x1badf00d
0xFF211018: 0x2badf00d
0xFF21101C: 0x3badf00d
# now lets write to a slave that has no write interface, like the system ID
# peripheral. That write will not be decoded by any slave in the system and
# will be directed into the default slave
root@de10-nano:~# ./devmem $SYSTEM_ID_BASE 32 Oxfacecafe
# now verify that the first word of the default slave was actually written
root@de10-nano:~# dump_default_slave 0xFF211000 4
0xFF211000: 0xfacecafe
0xFF211004: 0x1badf00d
0xFF211008: 0x2badf00d
0xFF21100C: 0x3badf00d
# we have been using an address in the LWHPS bridge address span, but we can see
# the default slave through the HPS bridge as well
root@de10-nano:~# dump_default_slave 0xC0010000 4
0xC0010000: 0xfacecafe
0xC0010004: 0x1badf00d
0xC0010008: 0x2badf00d
0xC001000C: 0x3badf00d
```

That's it, you've interacted with the Qsys system using the *devmem* and *devmem2* utilities in Linux. Continue on to the next section where we demonstrate how to write a Linux program to interact with the Qsys system.

Build a Linux Application to Interact with the FPGA Design

In this section we will demonstrate how to build a Linux application that can interact with the FPGA design. We supplied you with the **linux_blink_application.c** C source file in the Linux examples archive.

```
root@de10-nano:~# cd ~/linux_examples/c_examples/
root@de10-nano:~# ls linux_blink_app.c
linux_blink_app.c
```

The contents of that application are shown below. Please study it and observe how we use the /dev/mem driver to mmap() the address space in the FPGA that we need to interact with and we include the hps_0_arm_a9_0.h header in order to obtain the FPGA peripheral base addresses and other parameters that we require in the application. You can download the C source file from the GitHub repo using the links above.

```
* Copyright (c) 2017 Intel Corporation
2
     * Permission is hereby granted, free of charge, to any person obtaining a copy
4
     * of this software and associated documentation files (the "Software"), to
5
     * deal in the Software without restriction, including without limitation the
     * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
     * sell copies of the Software, and to permit persons to whom the Software is
     * furnished to do so, subject to the following conditions:
10
     * The above copyright notice and this permission notice shall be included in
11
     * all copies or substantial portions of the Software.
12
13
     * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
15
     * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
     * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
17
     * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
18
     * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
19
     * IN THE SOFTWARE.
20
     */
21
22
    #include <stdio.h>
23
    #include <stdlib.h>
24
    #include <sys/types.h>
25
    #include <fcntl.h>
26
    #include <unistd.h>
27
    #include <error.h>
28
    #include <errno.h>
29
    #include <string.h>
30
    #include <sys/mman.h>
    #include <termios.h>
32
    #include <sys/utsname.h>
33
34
    #include "hps_0_arm_a9_0.h"
35
36
    /* Expected System Environment */
37
    #define SYSFS_FPGA0_STATE_PATH "/sys/class/fpga_manager/fpga0/state"
38
    #define SYSFS_FPGAO_STATE "operating"
39
40
    #define SYSFS_LWH2F_BRIDGE_NAME_PATH "/sys/class/fpqa_bridqe/br0/name"
41
    #define SYSFS_LWH2F_BRIDGE_NAME "lwhps2fpga"
42
43
    #define SYSFS_LWH2F_BRIDGE_STATE_PATH "/sys/class/fpga_bridge/br0/state"
44
    #define SYSFS_LWH2F_BRIDGE_STATE "enabled"
45
46
    #define SYSFS_H2F_BRIDGE_NAME_PATH "/sys/class/fpga_bridge/br1/name"
47
    #define SYSFS_H2F_BRIDGE_NAME "hps2fpga"
```

```
49
     #define SYSFS_H2F_BRIDGE_STATE_PATH "/sys/class/fpqa_bridqe/br1/state"
50
     #define SYSFS_H2F_BRIDGE_STATE "enabled"
51
52
     #define LED_DELAY_US 250000
53
54
     void validate_system_status(void);
55
     void demo sysid(void);
56
     void demo_ocram(void);
     void demo leds(void);
58
     void demo_switches(void);
     void demo_buttons(void);
60
     int main(int argc, char * const argv[]) {
62
             int i;
64
             int result;
65
             struct termios termios_s;
66
             struct termios original_termios;
67
             struct utsname uname_s;
69
70
               * configure stdio as non-canonical with no echo so we can poll for key
71
              * input as they occur rather than line by line and prevent echo back
72
              * on the input terminal
73
74
              */
75
             result = tcgetattr(STDIN_FILENO, &termios_s);
             if(result != 0)
77
                      error(1, errno, "tcgetattr");
79
             original_termios = termios_s;
             termios_s.c_lflag &= ~ICANON;
81
             termios_s.c_lflag &= ~ECHO;
82
             result = tcsetattr(STDIN_FILENO, TCSANOW, &termios_s);
83
             if(result != 0)
84
                      error(1, errno, "tcsetattr");
85
86
             /* configure stdin as non-blocking */
             fcntl(STDIN_FILENO, F_SETFL, fcntl(STDIN_FILENO, F_GETFL) | O_NONBLOCK);
88
89
             /* Display welcome message */
90
             printf("\n");
91
             printf("Blink application started.\n");
92
             printf("\n");
94
             /* Display command line parameters */
             printf("Number of command line parameters: %d\n", argc);
96
             for(i = 0 ; i < argc ; i++)
                     printf("Command line parameter %d = %s\n", (i + 1), argv[i]);
98
             printf("\n");
100
101
             /* Display Linux version information */
102
             result = uname(&uname_s);
103
             if(result != 0)
104
                      error(1, errno, "uname");
105
```

```
106
             printf("'%s'\n'%s'\n'%s'\n", uname_s.sysname, uname_s.release
107
                                                 ,uname_s.version, uname_s.machine);
108
             printf("\n");
109
110
              /* Exercise FPGA IP */
111
             validate_system_status();
112
             demo sysid();
113
             demo_ocram();
114
             demo leds();
115
             demo_switches();
116
             demo_buttons();
117
118
              /* Goodbye message */
119
             printf("Blink Application completed.\n");
120
             printf("\n");
121
122
              /* restore the original termios */
123
             result = tcsetattr(STDIN_FILENO, TCSANOW, &original_termios);
124
             if(result != 0)
125
                      error(1, errno, "tcsetattr");
126
127
             return(0);
128
     }
129
130
     void validate_system_status(void) {
131
132
             int result;
             int sysfs fd;
134
              char sysfs_str[256];
135
136
              /* validate the FPGA state */
137
             sysfs_fd = open(SYSFS_FPGAO_STATE_PATH, O_RDONLY);
138
             if(sysfs_fd < 0)</pre>
139
                      error(1, errno, "open sysfs FPGA state");
140
             result = read(sysfs_fd, sysfs_str, strlen(SYSFS_FPGA0_STATE));
141
              if(result < 0)
142
                      error(1, errno, "read sysfs FPGA state");
143
             close(sysfs_fd);
144
              if(strncmp(SYSFS_FPGAO_STATE, sysfs_str, strlen(SYSFS_FPGAO_STATE)))
145
                      error(1, 0, "FPGA not in operate state");
146
147
             /* validate the LWH2F bridge name */
             sysfs_fd = open(SYSFS_LWH2F_BRIDGE_NAME_PATH, O_RDONLY);
149
             if(sysfs_fd < 0)</pre>
150
                      error(1, errno, "open sysfs LWH2F bridge name");
151
             result = read(sysfs_fd, sysfs_str, strlen(SYSFS_LWH2F_BRIDGE_NAME));
152
             if(result < 0)</pre>
153
                      error(1, errno, "read sysfs LWH2F bridge name");
154
             close(sysfs_fd);
155
              if(strncmp(SYSFS_LWH2F_BRIDGE_NAME, sysfs_str,
156
                                        strlen(SYSFS_LWH2F_BRIDGE_NAME)))
157
                      error(1, 0, "bad LWH2F bridge name");
158
159
              /* validate the LWH2F bridge state */
160
             sysfs_fd = open(SYSFS_LWH2F_BRIDGE_STATE_PATH, O_RDONLY);
161
              if(sysfs_fd < 0)</pre>
162
```

```
error(1, errno, "open sysfs LWH2F bridge state");
163
             result = read(sysfs_fd, sysfs_str, strlen(SYSFS_LWH2F_BRIDGE_STATE));
164
              if(result < 0)</pre>
165
                      error(1, errno, "read sysfs LWH2F bridge state");
166
              close(sysfs_fd);
167
             if(strncmp(SYSFS_LWH2F_BRIDGE_STATE, sysfs_str,
168
                                        strlen(SYSFS_LWH2F_BRIDGE_STATE)))
169
                      error(1, 0, "LWH2F bridge not enabled");
170
171
              /* validate the H2F bridge name */
172
             sysfs fd = open(SYSFS H2F BRIDGE NAME PATH, O RDONLY);
173
             if(sysfs_fd < 0)</pre>
174
                      error(1, errno, "open sysfs H2F bridge name");
175
             result = read(sysfs_fd, sysfs_str, strlen(SYSFS_H2F_BRIDGE_NAME));
              if(result < 0)</pre>
177
                      error(1, errno, "read sysfs H2F bridge name");
178
             close(sysfs_fd);
179
              if(strncmp(SYSFS_H2F_BRIDGE_NAME, sysfs_str,
180
                                        strlen(SYSFS_H2F_BRIDGE_NAME)))
181
                      error(1, 0, "bad H2F bridge name");
182
183
              /* validate the H2F bridge state */
184
             sysfs_fd = open(SYSFS_H2F_BRIDGE_STATE_PATH, O_RDONLY);
185
              if(sysfs_fd < 0)</pre>
186
                      error(1, errno, "open sysfs H2F bridge state");
187
             result = read(sysfs_fd, sysfs_str, strlen(SYSFS_H2F_BRIDGE_STATE));
188
             if(result < 0)</pre>
189
                      error(1, errno, "read sysfs H2F bridge state");
190
             close(sysfs_fd);
              if(strncmp(SYSFS_H2F_BRIDGE_STATE, sysfs_str,
192
                                        strlen(SYSFS_H2F_BRIDGE_STATE)))
193
                      error(1, 0, "H2F bridge not enabled");
194
195
             printf("FPGA appears to be configured and bridges are not in reset\n");
196
             printf("\n");
197
198
199
     void demo_sysid(void) {
200
201
             int result:
202
              int dev_mem_fd;
203
             void *mmap_addr;
204
             size_t mmap_length;
205
             int mmap_prot;
206
             int mmap flags;
207
             int mmap_fd;
208
             off t mmap offset;
209
             void *mmap_ptr;
             volatile u_int *system_id_ptr;
211
             u_int32_t system_ID_value;
             u_int32_t system_TS_value;
213
214
              /* map the peripheral span through /dev/mem */
215
             dev_mem_fd = open("/dev/mem", O_RDWR | O_SYNC);
216
             if(dev_mem_fd < 0)</pre>
217
                      error(1, errno, "open /dev/mem");
```

```
219
              mmap_addr = NULL;
220
              mmap_length = SYSTEM_ID_SPAN;
221
              mmap_prot = PROT_READ;
222
              mmap_flags = MAP_SHARED;
              mmap_fd = dev_mem_fd;
224
              mmap_offset = SYSTEM_ID_BASE & ~(sysconf(_SC_PAGE_SIZE) - 1);
225
              mmap_ptr = mmap(mmap_addr, mmap_length, mmap_prot, mmap_flags,
226
                                                                  mmap_fd, mmap_offset);
              if(mmap ptr == MAP FAILED)
228
                      error(1, errno, "mmap /dev/mem");
229
230
              system_id_ptr = (u_int*)((u_int)mmap_ptr +
231
                                (SYSTEM_ID_BASE & (sysconf(_SC_PAGE_SIZE) - 1)));
232
              /* read the system ID values */
234
              system_ID_value = system_id_ptr[0];
235
              system_TS_value = system_id_ptr[1];
236
237
              printf("System ID ID: 0x%08X\n", system_ID_value);
238
              printf("System ID TS: 0x%08X\n", system_TS_value);
239
240
              /* unmap /dev/mem mappings */
241
              result = munmap(mmap_ptr, mmap_length);
242
              if(result < 0)</pre>
243
                      error(1, errno, "munmap /dev/mem");
244
245
              close(dev_mem_fd);
              printf("\n");
247
248
249
     void demo_ocram(void) {
250
251
              int result;
^{252}
              int dev_mem_fd;
253
              void *mmap_addr;
254
              size_t mmap_length;
255
              int mmap_prot;
256
              int mmap_flags;
257
              int mmap_fd;
258
              off_t mmap_offset;
259
              void *mmap ptr;
260
              volatile u_int *ocram_64k_ptr;
261
              void *original_ocram_64k_content_ptr;
262
              int i;
264
              /* map the peripheral span through /dev/mem */
265
              dev mem fd = open("/dev/mem", O RDWR | O SYNC);
266
              if(dev_mem_fd < 0)</pre>
267
                      error(1, errno, "open /dev/mem");
268
269
              mmap_addr = NULL;
270
              mmap_length = OCRAM_64K_SPAN;
271
              mmap_prot = PROT_READ | PROT_WRITE;
272
              mmap_flags = MAP_SHARED;
273
              mmap_fd = dev_mem_fd;
274
              mmap_offset = OCRAM_64K_BASE & ~(sysconf(_SC_PAGE_SIZE) - 1);
275
```

```
mmap_ptr = mmap(mmap_addr, mmap_length, mmap_prot, mmap_flags,
276
                                                                 mmap_fd, mmap_offset);
277
             if(mmap_ptr == MAP_FAILED)
278
                      error(1, errno, "mmap /dev/mem");
279
280
             ocram_64k_ptr = (u_int*)((u_int)mmap_ptr +
                               (OCRAM_64K_BASE & (sysconf(_SC_PAGE_SIZE) - 1)));
282
283
             /* save current ocram 64k contents */
284
             original_ocram_64k_content_ptr = malloc(OCRAM_64K_SPAN);
             if(original ocram 64k content ptr == NULL)
286
                      error(1, errno, "malloc");
288
             memcpy(original_ocram_64k_content_ptr, (const void *)ocram_64k_ptr,
                                                                         OCRAM_64K_SPAN);
290
             result = memcmp(original_ocram_64k_content_ptr,
291
                                       (const void *)ocram_64k_ptr, OCRAM_64K_SPAN);
292
             if(result != 0)
293
                      error(1, errno, "memcmp original copy");
294
295
             printf("Saved initial ocram 64k values\n");
297
             /* test ocram 64k */
298
             printf("Writing sequential word values to ocram 64k\n");
299
             for(i = 0 ; i < (OCRAM_64K_SPAN / 4) ; i++) {</pre>
300
                      ocram_64k_ptr[i] = i;
301
             }
302
303
             printf("Verifying sequential word values in ocram 64k\n");
             for(i = 0 ; i < (OCRAM_64K_SPAN / 4) ; i++) {</pre>
305
                      if(ocram_64k_ptr[i] != (u_int)(i)) {
306
                               printf("mismatch at word %d\n", i);
307
                               printf("expected 0x%08X\n", i);
                               printf("got 0x%08X\n", ocram_64k_ptr[i]);
309
                      }
310
             }
311
^{312}
             printf("Writing complimented sequential word values to ocram 64k\n");
313
             for(i = 0 ; i < (OCRAM_64K_SPAN / 4) ; i++) {
314
                      ocram_64k_ptr[i] = ~i;
315
             }
316
317
             printf("Verifying complimented sequential word values in ocram 64k\n");
318
             for(i = 0 ; i < (OCRAM_64K_SPAN / 4) ; i++) {</pre>
                      if(ocram_64k_ptr[i] != ~(u_int)(i)) {
320
                               printf("mismatch at word %d\n", i);
321
                               printf("expected 0x%08X\n", ~i);
322
                               printf("got 0x%08X\n", ocram_64k_ptr[i]);
                      }
324
             }
326
             /* restore ocram 64k contents */
327
             memcpy((void *)ocram_64k_ptr, original_ocram_64k_content_ptr,
328
                                                                         OCRAM_64K_SPAN);
329
             result = memcmp((const void *)ocram_64k_ptr,
330
                                       original_ocram_64k_content_ptr, OCRAM_64K_SPAN);
```

```
if(result != 0)
332
                      error(1, errno, "memcmp restore copy");
333
334
              printf("Restored initial ocram 64k values\n");
335
336
              /* free the malloc buffer */
337
              free(original_ocram_64k_content_ptr);
338
339
              /* unmap /dev/mem mappings */
340
              result = munmap(mmap_ptr, mmap_length);
              if(result < 0)</pre>
342
                      error(1, errno, "munmap /dev/mem");
344
              close(dev_mem_fd);
              printf("\n");
346
347
348
     void demo_leds(void) {
349
350
              int result;
351
              int dev_mem_fd;
352
              void *mmap_addr;
353
              size_t mmap_length;
354
              int mmap_prot;
355
              int mmap_flags;
356
              int mmap_fd;
357
              off_t mmap_offset;
358
              void *mmap ptr;
359
              volatile u_int *led_pio_ptr;
              u_int32_t led_pio_value;
361
              u_int32_t led = 0;
362
363
              /* map the peripheral span through /dev/mem */
              dev_mem_fd = open("/dev/mem", O_RDWR | O_SYNC);
365
              if(dev_mem_fd < 0)</pre>
366
                      error(1, errno, "open /dev/mem");
367
368
              mmap_addr = NULL;
369
              mmap_length = LED_PIO_SPAN;
370
              mmap_prot = PROT_READ | PROT_WRITE;
371
              mmap_flags = MAP_SHARED;
372
              mmap_fd = dev_mem_fd;
373
              mmap_offset = LED_PIO_BASE & ~(sysconf(_SC_PAGE_SIZE) - 1);
374
              mmap_ptr = mmap(mmap_addr, mmap_length, mmap_prot, mmap_flags,
375
                                                                  mmap_fd, mmap_offset);
376
              if(mmap_ptr == MAP_FAILED)
377
                      error(1, errno, "mmap /dev/mem");
378
              led_pio_ptr = (u_int*)((u_int)mmap_ptr +
380
                               (LED_PIO_BASE & (sysconf(_SC_PAGE_SIZE) - 1)));
382
              /* read the LED PIO value */
383
              led_pio_value = led_pio_ptr[0];
384
385
              /* Blink the LEDs until any key is pressed */
386
              printf("Blinking LEDs\n");
```

```
printf("Press any key to stop LED lightshow\n");
388
389
             while(getc(stdin) == -1) {
390
391
                      /* Turn on LED */
392
                      led_pio_ptr[0] = 1L << led;</pre>
393
394
                      /* Delay */
395
                      usleep(LED_DELAY_US);
396
                      /* Advance to next LED */
398
                      led = (led + 1) % LED_PIO_DATA_WIDTH;
             }
400
             /* restore the LED PIO value */
402
             led_pio_ptr[0] = led_pio_value;
404
             /* unmap /dev/mem mappings */
405
             result = munmap(mmap_ptr, mmap_length);
406
             if(result < 0)</pre>
407
                      error(1, errno, "munmap /dev/mem");
408
409
             close(dev_mem_fd);
410
             printf("\n");
411
     }
412
413
     void demo_switches(void) {
414
415
             int result;
             int dev_mem_fd;
417
             void *mmap_addr;
418
             size_t mmap_length;
419
             int mmap_prot;
             int mmap_flags;
421
             int mmap_fd;
422
             off_t mmap_offset;
423
             void *mmap_ptr;
424
             volatile u_int *switch_pio_ptr;
425
             u_int32_t prev_switches;
426
             u_int32_t switches;
427
428
             /* map the peripheral span through /dev/mem */
429
             dev_mem_fd = open("/dev/mem", O_RDWR | O_SYNC);
430
             if(dev_mem_fd < 0)</pre>
431
                      error(1, errno, "open /dev/mem");
432
433
             mmap addr = NULL;
434
             mmap_length = SWITCH_PIO_SPAN;
             mmap_prot = PROT_READ;
436
             mmap_flags = MAP_SHARED;
             mmap_fd = dev_mem_fd;
438
             mmap_offset = SWITCH_PIO_BASE & ~(sysconf(_SC_PAGE_SIZE) - 1);
439
             mmap_ptr = mmap(mmap_addr, mmap_length, mmap_prot, mmap_flags,
440
                                                                  mmap_fd, mmap_offset);
441
             if(mmap_ptr == MAP_FAILED)
442
                      error(1, errno, "mmap /dev/mem");
```

```
444
             switch_pio_ptr = (u_int*)((u_int)mmap_ptr +
445
                               (SWITCH_PIO_BASE & (sysconf(_SC_PAGE_SIZE) - 1)));
446
447
             /* Display state of switches */
             printf("Displaying the state of switches\n");
449
             printf("Slide switch SWO, Sw1, SW2 or SW3 to observe updates\n");
450
             printf("Press any key to stop displaying the switches\n");
451
             prev_switches = ~switch_pio_ptr[0];
453
             while(getc(stdin) == -1) {
                      switches = switch_pio_ptr[0];
455
                      if(switches != prev_switches) {
                               printf("Switch value: 0x%01x\n", (int)switches);
457
                               prev_switches = switches;
                      }
459
             }
460
461
             /* unmap /dev/mem mappings */
462
             result = munmap(mmap_ptr, mmap_length);
463
             if(result < 0)</pre>
464
                      error(1, errno, "munmap /dev/mem");
465
466
467
             close(dev_mem_fd);
             printf("\n");
468
469
470
     void demo_buttons(void) {
471
472
             int result;
             int dev_mem_fd;
474
             void *mmap_addr;
             size_t mmap_length;
476
477
             int mmap_prot;
             int mmap_flags;
478
             int mmap_fd;
479
             off_t mmap_offset;
480
             void *mmap_ptr;
481
             volatile u_int *button_pio_ptr;
             u_int32_t prev_buttons;
483
             u_int32_t buttons;
484
485
             /* map the peripheral span through /dev/mem */
             dev mem fd = open("/dev/mem", O RDWR | O SYNC);
487
             if(dev_mem_fd < 0)</pre>
                      error(1, errno, "open /dev/mem");
489
             mmap addr = NULL;
491
             mmap_length = BUTTON_PIO_SPAN;
             mmap_prot = PROT_READ;
493
             mmap_flags = MAP_SHARED;
494
             mmap_fd = dev_mem_fd;
495
             mmap_offset = BUTTON_PIO_BASE & ~(sysconf(_SC_PAGE_SIZE) - 1);
496
             mmap_ptr = mmap(mmap_addr, mmap_length, mmap_prot, mmap_flags,
                                                                 mmap_fd, mmap_offset);
498
             if(mmap_ptr == MAP_FAILED)
499
                      error(1, errno, "mmap /dev/mem");
500
```

```
501
              button_pio_ptr = (u_int*)((u_int)mmap_ptr +
502
503
                               (BUTTON_PIO_BASE & (sysconf(_SC_PAGE_SIZE) - 1)));
504
              /* Display state of buttons */
             printf("Displaying the state of buttons\n");
506
             printf("Press push button KEY1 to observe updates\n");
507
             printf("Press any key to stop displaying the buttons\n");
508
             prev_buttons = ~button_pio_ptr[0];
510
             while(getc(stdin) == -1) {
511
                      buttons = button_pio_ptr[0];
512
                      if(buttons != prev buttons) {
                               printf("Button value: 0x%01x\n", (int)buttons);
514
                               prev_buttons = buttons;
515
                      }
516
             }
517
518
              /* unmap /dev/mem mappings */
519
             result = munmap(mmap_ptr, mmap_length);
              if(result < 0)
521
                      error(1, errno, "munmap /dev/mem");
522
523
             close(dev_mem_fd);
524
             printf("\n");
525
526
```

Now, it's important to realize that this method of creating a userspace application to interact with the FPGA peripherals using **/dev/mem** to map their address spans allows us to perform some very simple interactions like peek and poke into the FPGA peripherals. But this method is completely inadequate to support many types of interactions that more complex peripherals may require, like interrupt handling, DMA data movement and other higher end functions that the kernel environment provides to kernel modules which operate in kernel space. This tutorial will not demonstrate any kernel space module development concepts.

Step 1. Run the build script to build the *linux_blink_app* program. You can download the build script file from the GitHub repo using the <u>links</u> above.

```
root@de10-nano:~# cd ~/linux_examples/c_examples/
root@de10-nano:~# ./build_app.sh linux_blink_app.c
```

Step 2. Run the *linux blink app* program:

```
root@de10-nano:~# ./linux_blink_app
```

Step 3. Interact with the application as instructed on the Linux console:

```
Blink application started.

Number of command line parameters: 1

Command line parameter 1 = ./linux_blink_app

'Linux'
'4.1.33-ltsi-altera'
'#1 SMP Thu Mar 30 10:37:56 PDT 2017'
'armv71'
```

```
FPGA appears to be configured and bridges are not in reset
System ID ID: 0xDE10DE10
System ID TS: 0x593B4F62
Saved initial ocram 64k values
Writing sequential word values to ocram 64k
Verifying sequential word values in ocram 64k
Writing complimented sequential word values to ocram 64k
Verifying complimented sequential word values in ocram 64k
Restored initial ocram 64k values
Blinking LEDs
Press any key to stop LED lightshow
Displaying the state of switches
Slide switch SWO, Sw1, SW2 or SW3 to observe updates
Press any key to stop displaying the switches
Switch value: 0xf
Switch value: 0xe
Switch value: 0xc
Switch value: 0x8
Switch value: 0x0
Displaying the state of buttons
Press push button KEY1 to observe updates
Press any key to stop displaying the buttons
Button value: 0x1
Button value: 0x0
Button value: 0x1
Button value: 0x0
Button value: 0x1
Blink Application completed.
```

That's it, you've interacted with the Qsys system using a Linux application. Continue on to the next section where we demonstrate how to load a device tree overlay and interact with the kernel device drivers provided for some of the FPGA peripherals.

Load a Device Tree Overlay to Interact with the FPGA Design

In this section we demonstrate how to construct and load a device tree overlay on the running Linux environment to enable the default Linux drivers that control various peripherals in our FPGA design. The PIO peripherals and the System ID peripheral that are in our FPGA design have standard Linux drivers that are compiled into the kernel already, once we load a device tree overlay to inform the kernel of the presence of these peripherals in the FPGA, we can use the standard GPIO and System ID drivers to interact with those peripherals. We supplied you with the **soc_system.dtbo** precompiled device tree binary overlay file in the Linux examples archive.

```
root@de10-nano:~# cd ~/linux_examples/devicetree_overlay/
root@de10-nano:~# ls
soc_system.dtbo soc_system.dtso
```

We also supplied the **soc_system.dtso** device tree source overlay file that the binary overlay file was compiled from, it's contents are shown below. Please study it and observe how we define the memory mapped structure and clocking structure of the FPGA peripherals. Fundamentally, this device tree overlay informs the kernel what drivers it should bind

with our peripherals in the FPGA, then the driver can discover where its base address is and other relevant information about the peripheral. Because we defined our PIO peripherals with a **gpio-controller** binding, that informs the kernel to add these into the standard kernel GPIO framework. And because we created a node for **gpio-leds** and added our LED PIOs to that node, those will show up in the standard kernel LED framework. You can download the device tree source overlay file from the GitHub repo using the links above.

```
// Copyright (c) 2017 Intel Corporation
2
    // Permission is hereby granted, free of charge, to any person obtaining a copy
    // of this software and associated documentation files (the "Software"), to
    // deal in the Software without restriction, including without limitation the
    // rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
    // sell copies of the Software, and to permit persons to whom the Software is
    // furnished to do so, subject to the following conditions:
    //
10
    // The above copyright notice and this permission notice shall be included in
11
    // all copies or substantial portions of the Software.
12
13
    // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
14
    // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
15
    // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
    // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
17
    // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
    // FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
19
    // IN THE SOFTWARE.
21
22
    /dts-v1/ /plugin/;
23
24
    / {
25
            fragment@0 {
26
                    target-path = "/soc/base-fpga-region";
27
28
                     #address-cells = <1>;
29
                     \#size-cells = <1>;
30
                    __overlay__ {
32
                             external-fpga-config;
34
                             fpga-bridges = <&fpga_bridge0 &fpga_bridge1 &fpga_bridge2>;
36
                             // define the memory mapped details of our overlay
38
                             //
39
40
                             #address-cells = <2>;
41
                             #size-cells = <1>;
42
43
                             // first ranges line represents the H2F bridge
44
                             // second ranges line represents the LWH2F bridge
45
                             ranges = <0x00000000 0x00000000 0xc0000000 0x00010000>,
46
                                      <0x00000001 0x00000000 0xff200000 0x00010038>;
47
                             // there is no driver for the onchip memory core, but
49
                             // since this is the only peripheral on the H2F bridge
                             // we'll define it as an example of how the reg binding
51
```

```
// relates to the ranges binding above
52
                               ocram_64k: memory@0x000000000 {
53
                                        compatible = "not,compatible";
54
                                        reg = <0x00000000 0x00000000 0x00010000>;
55
                                        clocks = <&clk_0>;
56
                               }; // ocram_64k
57
58
                               // the rest of the peripherals below are on the LWH2F
59
60
                               led_pio: gpio@0x100010000 {
61
                                        compatible = "altr,pio-1.0";
62
                                       reg = <0x00000001 0x00010000 0x00000010>;
63
                                        clocks = <&clk 0>;
64
                                        altr,ngpio = <8>;
                                        #qpio-cells = <2>;
66
                                        gpio-controller;
67
                               }; // led_pio
68
69
                               button_pio: gpio@0x100010010 {
70
                                        compatible = "altr,pio-1.0";
71
                                        reg = <0x00000001 0x00010010 0x00000010>;
72
                                        clocks = <&clk_0>;
73
                                        altr,ngpio = <1>;
74
                                        #gpio-cells = \langle 2 \rangle;
75
                                        gpio-controller;
76
                               }; // button_pio
77
78
                               switch_pio: gpio@0x100010020 {
79
                                        compatible = "altr,pio-1.0";
                                        reg = <0x00000001 0x00010020 0x00000010>;
81
                                        clocks = <&clk_0>;
82
                                        altr,ngpio = <4>;
83
                                        #qpio-cells = <2>;
                                        gpio-controller;
85
                               }; // switch_pio
86
87
                               system_id: sysid@0x100010030 {
88
                                        compatible = "altr,sysid-1.0";
89
                                        reg = <0x00000001 0x00010030 0x00000008>;
90
                                        clocks = <&clk_0>;
91
                               }; // system_id
92
93
94
                               // define the non-memory mapped details of our overlay
95
                               //
96
97
                               clk_0: clk_0 {
98
                                        compatible = "fixed-clock";
                                        #clock-cells;
100
                                        clock-frequency;
101
                                        clock-output-names = "clk_0-clk";
102
                               }; // clk_0
103
104
                               // define the led_pio pins as gpio-leds, this will allow
105
                               // the gpio-leds driver to control these ports
106
                               leds: leds {
```

```
compatible = "gpio-leds";
108
109
                                        led_fpga0: fpga0 {
110
                                                 label = "fpga_led0";
111
                                                 gpios = <&led_pio 0 0>;
112
                                        }; // led_fpga0
113
                                        led_fpga1: fpga1 {
115
                                                 label = "fpga_led1";
116
                                                 gpios = <&led_pio 1 0>;
117
                                        }; // led_fpga1
119
                                        led_fpga2: fpga2 {
120
                                                 label = "fpga_led2";
121
                                                 gpios = <&led_pio 2 0>;
122
                                        }; // led_fpga2
123
124
                                        led_fpga3: fpga3 {
125
                                                 label = "fpga_led3";
126
                                                 gpios = <&led_pio 3 0>;
127
                                        }; // led_fpga3
128
129
                                        led_fpga4: fpga4 {
130
                                                 label = "fpga_led4";
131
                                                 gpios = <&led_pio 4 0>;
132
                                        }; // led_fpga4
133
134
                                        led_fpga5: fpga5 {
135
                                                 label = "fpga_led5";
136
                                                 gpios = <&led_pio 5 0>;
137
                                        }; // led_fpga5
138
139
                                        led_fpga6: fpga6 {
140
                                                 label = "fpga_led6";
141
                                                 gpios = <&led_pio 6 0>;
142
                                        }; // led_fpga6
143
144
                                        led_fpga7: fpga7 {
145
                                                 label = "fpga_led7";
146
                                                 gpios = <&led pio 7 0>;
147
                                        }; // led_fpga7
                               }; // leds
149
                       }; // __overlay__
150
              }; // fragment@0
151
     }; // /
152
```

The device tree source overlay file above was compiled into the device tree binary overlay file by using the **dtc** compiler provided in the Intel SoC FPGA EDS tools installation. Since the standard Terasic DE10-Nano SD card image does not contain the device tree compiler, we have supplied you with the precompiled **soc_system.dtbo** file. This is the command line that was used to compile the device tree overlay using **dtc** from the SoC EDS installation:

Step 1. Before we apply the device tree overlay, let's observe the current state of the system so we can see the effects of the overlay after it is applied.

- **Step 2.** Apply the device tree overlay.
 - **Step 2a.** Copy the device tree binary overlay file into the /lib/firmware directory. This is where the kernel will look for the overlay as we invoke future commands.

```
root@de10-nano:~# cd ~/linux_examples/devicetree_overlay/
root@de10-nano:~# cp soc_system.dtbo /lib/firmware
```

Step 2b. Create a directory to install our overlay in the kernel sysfs tree.

```
root@de10-nano:~# mkdir /sys/kernel/config/device-tree/overlays/soc_system.dtbo
```

Step 2c. Observe that the kernel creates a number of virtual files in this new directory and they indicate that no overlay has been applied yet.

```
root@de10-nano:~# ls /sys/kernel/config/device-tree/overlays/soc_system.dtbo
dtbo path status
root@de10-nano:~# cat /sys/kernel/config/device-tree/overlays/soc_system.dtbo/path
root@de10-nano:~# cat /sys/kernel/config/device-tree/overlays/soc_system.dtbo/status
unapplied
```

Step 2d. Apply the overlay by writing the name of our device tree binary overlay file into the **path** file of our overlay directory. This causes the kernel to search the **/lib/firmware** directory for our overlay file.

Step 2e. And now we should observe that the special files indicate that our overlay has been applied.

```
root@de10-nano:~# cat /sys/kernel/config/device-tree/overlays/soc_system.dtbo/path
soc_system.dtbo
root@de10-nano:~# cat /sys/kernel/config/device-tree/overlays/soc_system.dtbo/status
applied
```

Step 3. Now observe the state of the system and see the effects of the overlay.

```
# observe that we now see a number of system ID related entries in sysfs
root@de10-nano:~# find /sys -name "*sysid*"
/sys/bus/platform/devices/ff210030.sysid
/sys/bus/platform/drivers/altera_sysid
/sys/bus/platform/drivers/altera_sysid/ff210030.sysid
/sys/devices/platform/soc/soc:base-fpga-region/ff210030.sysid
/sys/devices/platform/soc/soc:base-fpga-region/ff210030.sysid/sysid
```

```
/sys/firmware/devicetree/base/soc/base-fpga-region/sysid@0x100010030
/sys/module/altera_sysid
/sys/module/altera_sysid/drivers/platform:altera_sysid
# observe that the system ID driver has bound to our system ID peripheral
root@de10-nano:~# ls /sys/bus/platform/drivers/altera_sysid
bind
               ff210030.sysid module
                                                               unbind
# observe that a number of additional gpiochip definitions have appeared
root@de10-nano:~# ls /sys/class/gpio/
            gpiochip418 gpiochip427 gpiochip483
gpiochip414 gpiochip419 gpiochip454 unexport
# observe that a number of additional led definitions have appeared
root@de10-nano:~# ls /sys/class/leds/
fpga_led0 fpga_led2 fpga_led4 fpga_led6 hps_led0
fpga_led1 fpga_led3 fpga_led5 fpga_led7
```

Step 4. We have provided a number of shell scripts that demonstrate how to interact with the sysfs entries. You can download the shell script files from the GitHub repo using the <u>links</u> above.

```
root@de10-nano:~# cd ~/linux_examples/sysfs_examples/
root@de10-nano:~# ls
read_button_pio_sysfs.sh read_system_id_sysfs.sh
read_switch_pio_sysfs.sh toggle_leds_sysfs.sh
```

Step 5. You can study the contents of each script to understand how they interact with the sysfs entries to discover the peripheral that they need to interact with, and then interact with it. You can run these shell scripts as follows.

```
# this script will toggle the LEDs all on and then all off in sequential order
root@de10-nano:~# ./toggle_leds_sysfs.sh
# reading the switches with all switches in the up position
root@de10-nano:~# ./read_switch_pio_sysfs.sh
SWITCH_PIO[0]: '1'
SWITCH_PIO[1]: '1'
SWITCH_PIO[2]: '1'
SWITCH_PIO[3]: '1'
# reading the switches with the far right switch in the down position
root@de10-nano:~# ./read_switch_pio_sysfs.sh
SWITCH PIO[0]: '0'
SWITCH PIO[1]: '1'
SWITCH_PIO[2]: '1'
SWITCH_PIO[3]: '1'
# reading the push button while not pressed
root@de10-nano:~# ./read_button_pio_sysfs.sh
BUTTON_PIO: '1'
# reading the push button while pressed
root@de10-nano:~# ./read_button_pio_sysfs.sh
BUTTON_PIO: '0'
# reading the system ID peripheral
root@de10-nano:~# ./read_system_id_sysfs.sh
```

```
System ID ID: '3725647376'
System ID TS: '1497059170 (2017-6-10 1:46:10 UTC)'
```

Step 6. Now let's remove our overlay from the running system and witness the effects. To remove our overlay we simply remove the overlay directory that we created in the sysfs:

```
root@de10-nano:~# rmdir /sys/kernel/config/device-tree/overlays/soc_system.dtbo
```

Step 7. And now we can observe the state of our system after removing the overlay:

```
# observe that the sysfs driver is no longer bound to the peripheral
root@de10-nano:~# ls /sys/bus/platform/drivers/altera_sysid
bind module uevent unbind

# observe that we are back down to the original three gpiochip definitions
root@de10-nano:~# ls /sys/class/gpio/
export gpiochip427 gpiochip454 gpiochip483 unexport

# observe that we are back down to the single led definition
root@de10-nano:~# ls /sys/class/leds/
hps_led0
```

That's it, you've interacted with the Qsys system using a device tree overlay and the standard Linux drivers.