Advanced Digital Design 1 (EEET2162) Laboratory Project

Oliver Patterson (S3723206) Kaizhe Huang (S3686152)

> Laboratory Demonstrator: Genevieve Fahey

> > Date: 21/05/2022

RMIT School of Engineering

Executive Summary

Contents

\mathbf{E}_{2}	Executive Summary		i
1	Introdution		1
2	2 Literature Search		1
	2.1 DE-10 Nano	 	1
	2.2 ADV7513	 	1
	2.3 Running Linux on the DE-10 Nano	 	3
3	3 Technical Work and Results		3
	3.1 Overview	 	3
	3.2 ClockDividerPow2	 	4
	3.3 PixelCursor		
	3.4 PixelAddr	 	5
	3.5 PixelStream		
	3.6 I2CSubsystem	 	5
	3.7 Scrapped Work	 	7
4	4 References		8
5	5 Appendices		9
	5.1 Top Level Entity	 	9
	5.2 I2C Controller Module	 	10
	5.3 I2C Data Feed Module	 	14
	5.4 I2C Subsystem Module	 	19
	5.5 Clock Divider Module		
	5.6 Pixel Address Module		
	5.7 Pixel Cursor Module		
	5.8 Pixel Stream (Memory Stream) Module		

1 Introdution

In this project, an FPGA design is created for the DE-10 Nano development board to be capable of displaying custom images to an HDMI monitor. The design is developed with Quartus Prime and written in Verilog HDL.

The initial goal of the project was to allow the FPGA to receive video data from a controller software running on the hard processor, and forwards such video to an HDMI monitor. However, due to time constraint and technical difficulty, the goal of the project is reduced to only displaying images hardcoded within the FPGA.

2 Literature Search

2.1 DE-10 Nano

The DE-10 Nano development board is based a Cyclone V SoC FPGA. Relavant components include:

- A Field-Programmable Gate Array (FPGA), this is the main focus of this project.
- A Hard Processor System (HPS) based on ARM Cortex-A9 architecture.
- An ADV7513 HDMI transmittor IC.
- A built-in USB-Blaster programmer for the FPGA.
- A Micro-SD card slot, allowing an OS to be loaded to the HPS.

2.2 ADV7513

This HDMI transmittor IC simplifies the logic required to output a valid HDMI video signal. The IC, configurable via I²C, supports vairous HDMI resolutions and colour formats. When correctly configured, ADV7513 receives a video signal from the FPGA, and outputs it through an HDMI connector, where it is interpreted by an HDMI monitor.

The input signals are:

- Colour data (D[23:0])
- Data enable (DE)
- Hsvnc
- VSync
- Clock




Figure 1: Video signal timing graph




Figure 2: Video signal timing waveform

Each pixel is sent left-to-right, by scanlines, top-to-bottom, in each clock cycle. Figure 1 shows the timings required for one frame. Each frame starts in a vertical front porch for the first several scanlines, where no data is sent. Then scalines containing frame data is sent. Followed by a vertical back porch, where no data is sent, and a vertical sync period, where a Vsync signal is asserted low. Each scanline starts in a horizotal front porch, where no data is sent, then data corresponding to this scanline is sent. Followed by a horizontal back porch, where no data is sent, and a horizontal sync period, where a Hsync signal is asserted low.

Outside of the front and back porches and syncing periods, DE is asserted high, and D[23:0] will contain the colour of the current pixel. D[23:0] may be in many colour formats, depending on the configurations made via I²C, but the simpliest format is RGB, where each of the red, blue and green colour components are encoded in 8-bit unsigned integers.

Figure 2 shows an example of the video signals. It sends 5 scanlines, in between are (respectively) the horizontal back porches, horizontal sync periods, and horizontal front porches. The signal then enters a vertical back porch, a vertical sync period, and a vertical front porch, before start sending the next frame.

For this project, a video mode of 640×480 @ $60\,\mathrm{Hz}$ is used, as it is simple and supported by most (if not all) monitors. This mode requires the video signal timings described in Table 1.

Horizontal		Vertical	
Front porch	16	Front porch	10
Sync width	96	Sync width	2
Back porch	48	Back porch	33
Active pixels	640	Active pixels	480
Total pixels	800	Total pixels	525

Table 1: Display timings for $640 \times 480 @ 60 \text{ Hz}$

% TODO: I2C configs needed, source taken from Terasic demo

Register Address	Register Value	Note
'h98	'h03	Must be set to 0x03 for proper operation
'h01	'h00	Set 'N' value at 6144
'h02	'h18	Set 'N' value at 6144
'h03	'h00	Set 'N' value at 6144
'h14	'h70	Set Ch count in the channel status to 8
'h15	'h20	Input 444 (RGB or YCrCb) with Separate Syncs, 48kHz fs
'h16	'h30	Output format 444, 24-bit input
'h18	'h46	Disable CSC
'h40	'h80	General control packet enable
'h41	'h10	Power down control
'h49	'ha8	Set dither mode - 12-to-10 bit
'h55	'h10	Set RGB in AVI infoframe
'h56	'h08	Set active format aspect
'h96	$^{\prime}\mathrm{hf}6$	Set interrup
'h73	'h07	Info frame Ch count to 8
'h76	'h1f	Set speaker allocation for 8 channels
'h98	'h03	Must be set to 0x03 for proper operation
'h99	'h02	Must be set to Default Value
'h9a	he0	Must be set to 0b1110000
'h9c	'h30	PLL filter R1 value
'h9d	'h61	Set clock divide
'ha2	'ha4	Must be set to 0xA4 for proper operation
'ha3	'ha4	Must be set to 0xA4 for proper operation
'ha5	'h04	Must be set to Default Value
'hab	'h40	Must be set to Default Value
'haf	'h14	Select HDMI mode
'hba	'h60	No clock delay
$^{\prime}\mathrm{hd}1$	'hff	Must be set to Default Value
'hde	'h10	Must be set to Default for proper operation
'he4	'h60	Must be set to Default Value
'hfa	'h7d	Nbr of times to look for good phase

Table 2: ADV7513 registers needed to be set

2.3 Running Linux on the DE-10 Nano

Intel [1] provides an image that can be flashed onto a Micro-SD card. Powering-on the DE-10 Nano while the Micro-SD card is insert boots a Linux distribution, Angström Linux, on the HPS.

The boot process is fascillitated by U-Boot. U-Boot may configure the FPGA, where it can later be accessed by device drivers on Linux, and then loads the Linux kernel from the SD card. By default, U-Boot configures the FPGA to be a graphical interface for Linux. This can be modified so that the FPGA is loaded with a custom firmware.

% TODO: share memory between FPGA and Linux

3 Technical Work and Results

3.1 Overview

Appendices 5.1 to 5.8 list all Verilog code implementing the FPGA design. Among them, the top-level entity (TLE) contains plumbing for the other modules, depicted in Figure 3.




Figure 3: Overview of all modules

3.2 ClockDividerPow2

Clock dividers are needed to reduce the frequency of the 50 MHz built-in FPGA clock. Specifically, there are 2 slower clocks needed:

- The I²C interface of ADV7513 does not function with a high frequency, therefore the clock is divided by 4096 into 12.207 031 25 kHz before being used by the I²C controller.
- According to Table 1, the total number of pixels each frame is $800 \times 525 = 420000$, which means there are $420000 \times 60 = 25200000$ pixels every second, which requires a $25.2\,\mathrm{MHz}$ clock. This can be approximated by dividing the built-in clock by 2 to obtain a $25\,\mathrm{MHz}$ clock.

The module ClockDividerPow2 divides an input clock by a factor of 2^n , where n is a parameter. This is implemented by an n-bit counter that incresses by 1 at each rising clock edge. The MSB of the counter is treated as the output clock, whose frequency will then be

$$f_{\text{out}} = \frac{f_{\text{in}}}{2^n}$$

The clock divider used to be able to divide clocks by an arbitrary factor, where the output is produced by comparing the counter content to half of the dividing factor. However, doing so appears to prompt difficult-to-track issues, thus the design is simplified to only divide by a power of 2.

- 3.3 PixelCursor
- 3.4 PixelAddr
- 3.5 PixelStream
- 3.6 I2CSubsystem

This module is composed of 2 submodules, I2CController and I2CDataFeed.

I2CController receives an Op[1:0] signal specifying what to do to the bus (Table 3), and a byte of data (Data[7:0]) to be sent. The module maintains a state machine with 35 states, with each state corresponding to some output SDA and SCL (Figure 4). State transitions occur on every rising clock edge, some of which depends on the value of Op[1:0] (Figure 5).

Op[1:0]	Name	Description
00	STOP	Stop the I ² C transaction, release the bus, or keep it released.
01	START	Start a I ² C transaction, or repeat start the transaction without releasing the bus.
10	CONTINUE	Continue sending the the next byte within the ongoing transaction.
11	RESTART	Stop and start the I ² C transaction, releasing the bus in the process.

Table 3: Meanings of the Op[1:0] signal in I2CSubsystem




Figure 4: Output of I2CController corresponding to each state

Additionally, I2CController outputs an output Completed, which is high only when the state is ACK_1, indicating the transfer of a byte is completed.

I2CDataFeed provides the Op[1:0] and Data[7:0] signals that I2CController needs, they are also determined by a state machine. On reset, its state is 0, where Op[1:0] is STOP, thus keeping the I2CController in idle. When an Update signal is received, it progresses to the next state, looping back to state 0 after the last state. This state machines contains 94 states, with all other states besides 0 containing some non-STOP Op[1:0] and a byte of Data[7:0], they list the sequence of data that that needs to be sent in order to configure the ADV7513 IC.

The Update input of I2CDataFeed is connected to the Completed output, forming a feedback loop: When a byte transfer is completed, I2CController notifies I2CDataFeed to update its Op[1:0] and Data[7:0], then I2CController carries out the next operation. When I2CDataFeed reaches state 0, the loop stops. This also means that both state machines will stay idle upon reset, therefore an external stimulus from a button is also connected to Update. When I2CDataFeed is in state 0 and BTN0 on the DE-10 Nano is pressed, it enters state 1, instructing I2CController to start the feedback loop.

For each register that needs to be set within the ADV7513, 5 steps are involved:

- 1. Start an I²C transaction.
- 2. Send the slave address of the ADV7513, which is set 'h72 on the DE-10 Nano.




Figure 5: State diagram of I2CController

- 3. Send the register address.
- 4. Send the value to be written to the register.
- 5. Stop the I^2C transaction.

To set the registers listed in Table 2, I2CDataFeed contains the states partially listed in Table 4, which produces Figure 6, the omitted states can be easily inferred by referencing Table 2.

State	Op[1:0]	Data[7:0]
0	STOP	'h00
1	START	'h72 (slave address)
2	CONTINUE	'h98 (first register address)
3	CONTINUE	'h03 (first register value)
4	RESTART	'h72 (slave address)
5	CONTINUE	'h01 (second register address)
6	CONTINUE	'h00 (second register value)
7	RESTART	'h72 (slave address)
		:
93	CONTINUE	'h7d (last register value)

Table 4: Partial list of states within I2CDataFeed




Figure 6: Operation of I2CSubsystem

3.7 Scrapped Work

4 References

- [1] Intel. 'Terasic de10-nano kit.' (), [Online]. Available: https://www.intel.com/content/www/us/en/developer/topic-technology/edge-5g/hardware/fpga-de10-nano.html (visited on 10/05/2022).
- [2] J. D. Daniels, Digital Design from Zero to One. Wiley, 1996.
- [3] G. Mathews, Laboratory project, topic list and assessment guidelines 2022, https://rmit.instructure.com/courses/90952/files/23324580, Accessed: 2022-05-02, 2022.
- [4] M. G. Corporation, Modelsim® command reference manual, 2015.
- [5] The Verilog® Golden Reference Guide, Doulos, 1996.
- [6] Verilog® HDL Quick Reference Guide, Sutherland HDL, Inc, 2001.
- [7] Terasic, De10-nano user manual, Terasic Inc, 2017.
- [8] John. 'Writing reusable verilog code using generate and parameters.' (Nov. 2020), [Online]. Available: https://fpgatutorial.com/verilog-generate/ (visited on 10/05/2022).
- [9] DalonW. 'Angstrom on socfpga.' (Jun. 2019), [Online]. Available: https://rocketboards.org/foswiki/view/Documentation/AngstromOnSoCFPGA_1 (visited on 10/05/2022).
- [10] M. Nunez. 'Preloader and u-boot customization v13.1.' (Sep. 2017), [Online]. Available: https://rocketboards.org/foswiki/view/Documentation/PreloaderUbootCustomization131 (visited on 10/05/2022).
- [11] B. Li and W. Kaczurba. 'Hdmi made easy: Hdmi-to-vga and vga-to-hdmi converters,' Analog Devices. (2022), [Online]. Available: https://www.analog.com/en/analog-dialogue/articles/hdmi-made-easy.html.

5 Appendices

5.1 Top Level Entity

```
module Project(
     // Buttons
                                         // Button I2C Trigger
    input BTNO,
    input RST_N,
                                         // Button Reset
     // Clocks
    input FPGA_CLK1_50,
                                         // Clock 50MHz FPGA
     // From ADV7513
     // To ADV7513
                                         // ADV Data Enable
                       ADV_DE,
    output
                                        // ADV Data Enable
// ADV Video Clock
// ADV Video Data
// ADV Horizontal Sync
// ADV Vertical Sync
// ADV Serial Port Data
// ADV Serial Port Data Clock
                       ADV_CLK,
    {\tt output}
    output [23:0] ADV_D,
    {\tt output}
                       ADV_Hsync,
                       ADV_Vsync,
    output
    inout
                       ADV_SDA,
    output
                       ADV_SCL,
     // GPIO for debugging
    output [19:0] GPIO_1
     // Define Wires
    wire
                  pix_clk;
    wire
                  frame
    wire
                  i2c_clk;
    wire
                  hsync;
     wire
                  vsync;
             [9:0] pix_x;
[9:0] pix_y;
    wire
    wire
              [15:0] pix_addr;
     // Define Registers
    reg
             i2c_start = 0;
     // Direct Assignments
     assign ADV_Hsync = ~hsync;
    assign ADV_Vsync = ~vsync;
     // Configure Clocks, ADV leads pix_clk by 90 degrees
    ClockDividerPow2 #(1) div_pix_clk(FPGA_CLK1_50,RST_N,pix_clk);
    ClockDividerPow2 #(1) div_adv_clk(~FPGA_CLK1_50,RST_N,ADV_CLK);
    ClockDividerPow2 #(12) i2c_clkdiv(FPGA_CLK1_50,RST_N,i2c_clk);
     // Configure Hsync, Vsync, ADV_DE, And Pixel x and y values
    PixelCursor pixel_cursor(
         pix_clk,
         RST_N,
         pix_x,
         pix_y,
         ADV_DE,
         hsvnc.
         vsync
     // Get Pixel Address from x and y values
    PixelAddr PixAddr(
         pix_x,
         pix_y,
         pix_addr,
         frame
    );
     // Get Pixel Value from Pixel Address
    PixelStream PixStream(pix_addr,ADV_D);
    // Synchronous button press trigger for I2C always @(posedge(i2c_clk))
         i2c_start <= ~BTN0;</pre>
     // I2C Configuration
    I2CSubsystem i2c(
         .Start(i2c_start),
         .Clock(i2c_clk),
         .Reset_n(RST_N),
         .SDA (ADV_SDA),
         .SCL (ADV_SCL)
    ):
endmodule
```

5.2 I2C Controller Module

```
module I2CController (
    input [7:0] Data,
    input [1:0] Op,
    input Clock,
    input Reset_n
    // Indicate one byte transfer has completed, upstream should update Data and Op
    // Op and Data are only expected to update when state is IDLE or when Completed rises
    output Completed,
    inout SDA,
    output SCL
localparam OP_STOP
                              = 2'd0; // Stop indefinately
                              = 2'd1; // Send start or repeat start signal
= 2'd2; // Continue sending data
localparam OP_START localparam OP_CONTINUE
                              = 2'd3; // Stop the transaction and start a new one
localparam OP_RESTART
localparam STATE_IDLE
                              = 6'd00;
localparam STATE_START_0
localparam STATE_START_1
localparam STATE_START_2
                              = 6'd01;
                              = 6'd02
                              = 6'd03:
localparam STATE_BIT7_0
                              = 6'd04
localparam STATE_BIT7_1
                              = 6'd05:
localparam STATE_BIT7_2
                              = 6'd06
localparam STATE_BIT6_0 localparam STATE_BIT6_1
                              = 6'd07
                              = 6'd08
localparam STATE_BIT6_2
                              = 6'd09:
                              = 6'd10:
localparam STATE_BIT5_0
                              = 6'd11:
localparam STATE_BIT5_1
localparam STATE_BIT5_2
                              = 6'd12
{\tt localparam~STATE\_BIT4\_0}
                              = 6'd13
localparam STATE_BIT4_1
                              = 6'd14
localparam STATE_BIT4_2
                              = 6'd15
                              = 6'd16
localparam STATE_BIT3_0
localparam STATE_BIT3_1
                              = 6'd17
localparam STATE_BIT3_2
                              = 6'd18
localparam STATE_BIT2_0
                              = 6'd19;
localparam STATE_BIT2_1
                              = 6'd20
localparam STATE_BIT2_2
                              = 6'd21;
localparam STATE_BIT1_0
                              = 6'd22;
localparam STATE_BIT1_1
                              = 6'd23;
localparam STATE_BIT1_2
                              = 6'd24
localparam STATE_BITO_0
                              = 6'd25;
localparam STATE_BITO_1
                              = 6'd26;
localparam STATE_BIT0_2
                              = 6'd27;
localparam STATE_ACK_0
                              = 6'd28
localparam STATE_ACK_1
                              = 6'd29;
localparam STATE_ACK_2
                              = 6'd30;
localparam STATE_REPEAT_0
                              = 6'd31;
localparam STATE_STOP_0
                              = 6'd32;
localparam STATE_STOP_1
                              = 6'd33;
localparam STATE_STOP_2
                              = 6'd34;
reg [5:0] state = STATE_IDLE;
always @(posedge(Clock), negedge(Reset_n))
begin
    if (~Reset_n)
        state <= STATE_IDLE;</pre>
    else begin
        case (state)
             STATE_IDLE:
                 state <= Op == OP_START ? STATE_START_O : STATE_IDLE;</pre>
             STATE_ACK_2:
                 case (Op)
                      OP_START:
                          state <= STATE_REPEAT_0;
                      OP_CONTINUE:
                          state <= STATE_BIT7_0;
                      default:
                         state <= STATE_STOP_0;
                 endcase
             STATE REPEAT 0:
                 state <= STATE_START_0;</pre>
             STATE STOP 2:
                 state <= Op == OP_RESTART ? STATE_START_O : STATE_IDLE;</pre>
             default:
                 state <= state + 6'b000001;
         endcase
    end
end
```

```
reg sdar = 1; // register for SDA output
reg sda_en = 0; // if SDA should output or be high-Z
reg sclr = 1; // rergister for SCL
assign SDA = sda_en ? sdar : 1'bz; // tristate SDA
assign SCL = sclr;
assign Completed = state == STATE_ACK_1;
always @(state, Data)
begin
     case (state)
         STATE_IDLE: begin
             sdar <= 1;
              sda_en <= 1;
              sclr <= 1;
         end
         STATE_START_0: begin
              sdar <= 1;
              sda_en <= 1;
              sclr <= 1;
         end
         STATE_START_1: begin
              sdar <= 0;
              sda_en <= 1;
              sclr <= 1;
         STATE_START_2: begin
              sdar <= 0;
              sda_en <= 1;
              sclr <= 0;
         STATE_BIT7_0: begin
              sdar <= Data[7];</pre>
              sda_en <= 1;
              sclr <= 0;
         STATE_BIT7_1: begin
              sdar <= Data[7];
              sda_en <= 1;
              sclr <= 1;
         end
         STATE_BIT7_2: begin
              sdar <= Data[7];</pre>
              sda_en <= 1;
              sclr <= 0;
         STATE_BIT6_0: begin
              sdar <= Data[6];
              sda_en <= 1;
              sclr <= 0;
         end
         STATE_BIT6_1: begin
              sdar <= Data[6];</pre>
              sda_en <= 1;
              sclr <= 1;
         STATE_BIT6_2: begin
              sdar <= Data[6];
              sda_en <= 1;
              sclr <= 0;
         end
         STATE_BIT5_0: begin
              sdar <= Data[5];</pre>
              sda_en <= 1;
              sclr <= 0;
         end
         STATE_BIT5_1: begin
              sdar <= Data[5];</pre>
              sda_en <= 1;
              sclr <= 1;
         end
         STATE_BIT5_2: begin
              sdar <= Data[5];</pre>
              sda_en <= 1;
              sclr <= 0;
         end
         STATE_BIT4_0: begin
              sdar <= Data[4];</pre>
              sda_en <= 1;
              sclr <= 0;
         STATE_BIT4_1: begin
              sdar <= Data[4];</pre>
              sda_en <= 1;
              sclr <= 1;
```

```
end
STATE_BIT4_2: begin
    sdar <= Data[4];
    sda_en <= 1;
    sclr <= 0;
STATE_BIT3_0: begin
    sdar <= Data[3];
    sda_en <= 1;
    sclr <= 0;
end
STATE_BIT3_1: begin
    sdar <= Data[3];</pre>
    sda_en <= 1;
    sclr <= 1;
end
STATE_BIT3_2: begin
    sdar <= Data[3];</pre>
    sda_en <= 1;
    sclr <= 0;
end
STATE_BIT2_0: begin
    sdar <= Data[2];
    sda_en <= 1;
    sclr <= 0;
end
STATE_BIT2_1: begin
    sdar <= Data[2];</pre>
    sda_en <= 1;
    sclr <= 1;
STATE_BIT2_2: begin
    sdar <= Data[2];</pre>
    sda_en <= 1;
    sclr <= 0;
end
STATE_BIT1_0: begin
    sdar <= Data[1];</pre>
    sda_en <= 1;
    sclr <= 0;
end
STATE_BIT1_1: begin
    sdar <= Data[1];</pre>
    sda_en <= 1;
    sclr <= 1;
STATE_BIT1_2: begin
    sdar <= Data[1];</pre>
    sda_en <= 1;
    sclr <= 0;
STATE_BITO_0: begin
    sdar <= Data[0];
    sda_en <= 1;
    sclr <= 0;
end
STATE_BITO_1: begin
    sdar <= Data[0];</pre>
    sda_en <= 1;
    sclr <= 1;
STATE_BITO_2: begin
    sdar <= Data[0];
    sda_en <= 1;
    sclr <= 0;
end
STATE_ACK_0: begin
sdar <= 0;
    sda_en <= 0;
    sclr <= 0;
end
STATE_ACK_1: begin
    sdar <= 0;</pre>
    sda_en <= 0;
    sclr <= 1;
end
STATE_ACK_2: begin
    sdar <= 0;
    sda_en <= 0;
    sclr <= 0;
end
STATE_REPEAT_0: begin
    sdar <= 1;
    sda_en <= 1;
```

```
sclr <= 0;
end
STATE_STOP_0: begin
    sdar <= 0;
    sda_en <= 1;
    sclr <= 0;
end
STATE_STOP_1: begin
    sdar <= 0;
    sda_en <= 1;
    sclr <= 1;
end
STATE_STOP_2: begin
    sdar <= 1;
end
STATE_STOP_2: begin
    sdar <= 1;
    sda_en <= 1;
    sclr <= 1;
end
default: begin
    sdar <= 1;
    sda_en <= 1;
    sda_en
```

5.3 I2C Data Feed Module

```
module I2CDataFeed (
     input Update,
     input Reset_n,
    output reg [1:0] Op = 0,
output reg [7:0] Data = 0
                                = 2'd0; // Stop indefinately
= 2'd1; // Send start or repeat start signal
= 2'd2; // Continue sending data
= 2'd3; // Stop the transaction and start a new one
localparam OP_STOP
localparam OP_START
localparam OP_CONTINUE
localparam OP_RESTART
localparam SLAVE_ADDR
                                 = 8'h72; // or 'h7A ?
reg [6:0] state = 0;
always @(posedge(Update), negedge(Reset_n))
begin
     if (~Reset_n)
         state <= 0:
     else begin
         case (state)
             93: // The last state
                  state <= 0;
              default:
                  state <= state + 1'b1;
         endcase
     end
end
always @(state)
{\tt begin}
    case (state)
         0: begin
              Op <= OP_STOP;
              Data <= 0;
         end
         1: begin
              Op <= OP_START;
              Data <= SLAVE_ADDR;</pre>
         \quad \text{end} \quad
         2: begin
              Op <= OP_CONTINUE;
              Data <= 'h98;
         end
         3: begin
              Op <= OP_CONTINUE;
              Data <= 'h03;
         end
              Op <= OP_RESTART;
              Data <= SLAVE_ADDR;</pre>
         end
              Op <= OP_CONTINUE;
              Data <= 'h01;
         end
         6: begin
              Op <= OP_CONTINUE;
              Data <= 'h00;
         end
         7: begin
              Op <= OP_RESTART;
              Data <= SLAVE_ADDR;</pre>
         end
         8: begin
              Op <= OP_CONTINUE;
              Data <= 'h02;
         end
         9: begin
              Op <= OP_CONTINUE;
              Data <= 'h18;
         end
         10: begin
              Op <= OP_RESTART;
              Data <= SLAVE_ADDR;</pre>
         end
         11: begin
              Op <= OP_CONTINUE;
              Data <= 'h03;
         end
         12: begin
```

```
Op <= OP_CONTINUE;
    Data <= 'h00;
end
13: begin
    Op <= OP_RESTART;
    Data <= SLAVE_ADDR;</pre>
end
14: begin
    Op <= OP_CONTINUE;
    Data <= 'h14;
end
15: begin
    Op <= OP_CONTINUE;
   Data <= 'h70;
end
16: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;
end
17: begin
    Op <= OP_CONTINUE;
   Data <= 'h15;
end
18: begin
    Op <= OP_CONTINUE;
   Data <= 'h20;
end
19: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;</pre>
end
20: begin
    Op <= OP_CONTINUE;
   Data <= 'h16;
end
21: begin
    Op <= OP_CONTINUE;
   Data <= 'h30;
22: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;</pre>
23: begin
    Op <= OP_CONTINUE;
   Data <= 'h18;
24: begin
    Op <= OP_CONTINUE;
   Data <= 'h46;
25: begin
    Op <= OP_RESTART;
    Data <= SLAVE_ADDR;</pre>
end
26: begin
    Op <= OP_CONTINUE;
    Data <= 'h40;
end
27: begin
    Op <= OP_CONTINUE;
   Data <= 'h80;
end
28: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;
end
29: begin
   Op <= OP_CONTINUE;
   Data <= 'h41;
end
30: begin
    Op <= OP_CONTINUE;
   Data <= 'h10;
end
31: begin
   Op <= OP_RESTART:
   Data <= SLAVE_ADDR;
end
32: begin
   Op <= OP_CONTINUE;
   Data <= 'h49;
end
33: begin
```

```
Op <= OP_CONTINUE;
    Data <= 'hA8;
end
34: begin
    Op <= OP_RESTART;
    Data <= SLAVE_ADDR;</pre>
end
35: begin
    Op <= OP_CONTINUE;
   Data <= 'h55;
end
36: begin
    Op <= OP_CONTINUE;
   Data <= 'h10;
end
37: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;
end
38: begin
    Op <= OP_CONTINUE;
   Data <= 'h56;
end
39: begin
    Op <= OP_CONTINUE;
   Data <= 'h08;
end
40: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;</pre>
end
41: begin
    Op <= OP_CONTINUE;
   Data <= 'h96;
end
42: begin
    Op <= OP_CONTINUE;
   Data <= 'hF6;
43: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;</pre>
44: begin
    Op <= OP_CONTINUE;
   Data <= 'h73;
45: begin
    Op <= OP_CONTINUE;
   Data <= 'h07;
46: begin
    Op <= OP_RESTART;
    Data <= SLAVE_ADDR;</pre>
end
47: begin
    Op <= OP_CONTINUE;
    Data <= 'h76;
end
48: begin
    Op <= OP_CONTINUE;
   Data <= 'h1f;
end
49: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;
end
50: begin
   Op <= OP_CONTINUE;
   Data <= 'h98;
end
51: begin
    Op <= OP_CONTINUE;
   Data <= 'h03;
end
52: begin
   Op <= OP_RESTART:
   Data <= SLAVE_ADDR;
end
53: begin
   Op <= OP_CONTINUE;
   Data <= 'h99;
end
54: begin
```

```
Op <= OP_CONTINUE;
    Data <= 'h02;
end
55: begin
    Op <= OP_RESTART;
    Data <= SLAVE_ADDR;</pre>
end
56: begin
    Op <= OP_CONTINUE;
   Data <= 'h9a;
end
57: begin
    Op <= OP_CONTINUE;
   Data <= 'he0;
end
58: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;
end
59: begin
    Op <= OP_CONTINUE;
   Data <= 'h9c;
end
60: begin
    Op <= OP_CONTINUE;
   Data <= 'h30;
end
61: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;</pre>
62: begin
    Op <= OP_CONTINUE;
   Data <= 'h9d;
end
63: begin
    Op <= OP_CONTINUE;
   Data <= 'h61;
64: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;</pre>
65: begin
    Op <= OP_CONTINUE;
   Data <= 'ha2;
66: begin
    Op <= OP_CONTINUE;
   Data <= 'ha4;
67: begin
    Op <= OP_RESTART;
    Data <= SLAVE_ADDR;</pre>
end
68: begin
    Op <= OP_CONTINUE;
    Data <= 'ha3;
end
69: begin
    Op <= OP_CONTINUE;
   Data <= 'ha4;
end
70: begin
    Op <= OP_RESTART;
   Data <= SLAVE_ADDR;
end
71: begin
    Op <= OP_CONTINUE;
   Data <= 'ha5;
end
72: begin
    Op <= OP_CONTINUE;
   Data <= 'h04;
end
73: begin
   Op <= OP_RESTART:
   Data <= SLAVE_ADDR;
end
74: begin
   Op <= OP_CONTINUE;
   Data <= 'hab;
end
75: begin
```

```
Op <= OP_CONTINUE;
            Data <= 'h40;
       end
       76: begin
            Op <= OP_RESTART;
            Data <= SLAVE_ADDR;</pre>
       end
       77: begin
           Op <= OP_CONTINUE;
           Data <= 'haf;
       end
       78: begin
            Op <= OP_CONTINUE;
           Data <= 'h14;
       end
       79: begin
            Op <= OP_RESTART;
           Data <= SLAVE_ADDR;
       end
       80: begin
            Op <= OP_CONTINUE;
           Data <= 'hba;
       end
       81: begin
            Op <= OP_CONTINUE;
           Data <= 'h60;
       end
       82: begin
            Op <= OP_RESTART;
           Data <= SLAVE_ADDR;</pre>
       83: begin
            Op <= OP_CONTINUE;
           Data <= 'hd1;
       end
       84: begin
            Op <= OP_CONTINUE;
           Data <= 'hff;
       85: begin
            Op <= OP_RESTART;
           Data <= SLAVE_ADDR;</pre>
       86: begin
            Op <= OP_CONTINUE;
           Data <= 'hde;
       87: begin
            Op <= OP_CONTINUE;
           Data <= 'h10;
       88: begin
            Op <= OP_RESTART;
            Data <= SLAVE_ADDR;</pre>
       end
       89: begin
            Op <= OP_CONTINUE;
            Data <= 'he4;
       end
       90: begin
           Op <= OP_CONTINUE;
           Data <= 'h60;
       end
       91: begin
            Op <= OP_RESTART;
           Data <= SLAVE_ADDR;
       end
       92: begin
           Op <= OP_CONTINUE;
           Data <= 'hfa;
       end
       93: begin
            Op <= OP_CONTINUE;
           Data <= 'h7d;
       end
       default: begin
           Op <= OP_STOP;
           Data <= 0;
       end
   endcase
end
endmodule
```

5.4 I2C Subsystem Module

```
module I2CSubsystem (
     // Per Hardware User Guide:
// > The user should wait 200ms for the address to be decided
// Therefore I2CSubsystem does not start running upon reset, but instead
// waits for a Start signal, which may come from software or button.
     input Start,
     input Clock, // Slow clock for I2C
     input Reset_n,
     inout SDA
     output SCL
);
wire controller_completed;
wire update_data = Start | controller_completed;
//reg update_data = 0;
//always @(posedge(Clock), negedge(Reset_n))
//begin
// if (~Reset_n)
// update_dat
         update_data <= 0;
          update_data <= Start / controller_completed;</pre>
//end
wire [7:0] data;
wire [1:0] op;
I2CController controller (
     .Data(data),
     .Op(op),
     .Clock(Clock),
     .Reset_n(Reset_n),
     .Completed(controller_completed),
     .SDA(SDA),
     .SCL(SCL)
I2CDataFeed data_feed (
     .Update(update_data),
     .Reset_n(Reset_n),
     .Op(op),
     .Data(data)
);
endmodule
```

5.5 Clock Divider Module

```
module ClockDividerPow2 #(parameter POWER)(
    input clk_in,
    input reset_n,
    output clk_out
);

reg [POWER-1:0] counter_value = 0;
always @(posedge(clk_in), negedge(reset_n))
begin
    if (-reset_n)
        counter_value <= 0;
    else
        counter_value <= counter_value + 1'b1;
end

assign clk_out = counter_value[POWER-1];
endmodule</pre>
```

5.6 Pixel Address Module

```
module PixelAddr(
     input
              [9:0]
                       xpos,
    input [9:0] ypos,
output [15:0] address,
output [7:0] frameOut
             [15:0] addr = 16'b0;
[15:0] offset = 16'b0;
    reg
    reg
              [5:0] frame = 05'b0;
    reg
     always @(*)
     begin
         if (xpos < 10'd640 & ypos < 10'd480)
         begin
             addr <= (ypos/10'd4) * 10'd160 + (xpos/10'd4) + offset;
         else if (ypos==10'd524)
         begin
if (frame < 5'h10)
              begin
                  offset <= 16'h4b00;
frame <= frame + 5'h01;
              end
              else
              begin
                  offset <= 16'b0;
                  frame <= frame + 5'h1;
              end
         end
         else
         begin
             addr <= 16'b1;
         end
     \quad \text{end} \quad
     assign frameOut = (frame < 5'h10);</pre>
     assign address = addr;
\verb"endmodule"
```

5.7 Pixel Cursor Module

```
module PixelCursor (
      input pix_clk, // 25 MHz input reset_n,
     output reg [9:0] hcount = 0,
output reg [9:0] vcount = 0,
      output active,
     output hsync,
     output vsync
always @(posedge(pix_clk), negedge(reset_n)) begin
    if (-reset_n) begin
        hcount <= 0;</pre>
            vcount <= 0;
      end else begin
           if (hcount == 799) begin
hcount <= 0;
if (vcount == 524)
vcount <= 0;
                 else
                      vcount <= vcount + 1'b1;</pre>
            end else
                 hcount <= hcount + 1'b1;</pre>
      end
end
assign active = hcount < 640 && vcount < 480;
assign hsync = hcount >= 688 && hcount < 784;
assign vsync = vcount >= 513 && vcount < 515;
endmodule
```

5.8 Pixel Stream (Memory Stream) Module

```
module PixelStream(
   input [15:0] address,
   output [23:0] pixel

);

// Define Registers
   reg [23:0] memory [38399:0];
   reg [23:0] value;

// Initialise all registers
   initial
   begin
      value = 24'b0;
      $readmemh("PixStream.mem",memory);
   end

always @(*)
   begin
      value <= memory[address];
   end
   assign pixel = value;
endmodule</pre>
```