Chapter 35. RV32/64G Instruction Set Listings

One goal of the RISC-V project is that it be used as a stable software development target. For this purpose, we define a combination of a base ISA (RV32I or RV64I) plus selected standard extensions (IMAFD, Zicsr, Zifencei) as a "general-purpose" ISA, and we use the abbreviation G for the IMAFDZicsr_Zifencei combination of instruction-set extensions. This chapter presents opcode maps and instruction-set listings for RV32G and RV64G.

inst[4:2]	000	001	010	011	100	101	110	444 (- 226)
inst[6:5]	000	001	010	011	100	101	110	111 (>32b)
00	LOAD	LOAD-FP	custom-0	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	reserved
01	STORE	STORE-FP	custom-1	AMO	0P	LUI	0P-32	reserved
10	MADD	MSUB	NMSUB	NMADD	OP-FP	OP-V	custom-2	reserved
11	BRANCH	JALR	reserved	JAL	SYSTEM	OP-VE	custom-3	reserved

Table 74. RISC-V base opcode map, inst[1:0]=11

Table 74 shows a map of the major opcodes for RVG. Opcodes marked as *reserved* should be avoided for custom instruction-set extensions as they might be used by future standard extensions. Major opcodes marked as *custom-0* through *custom-3* will be avoided by future standard extensions and are recommended for use by custom instruction-set extensions within the base 32-bit instruction format.

We believe RV32G and RV64G provide simple but complete instruction sets for a broad range of general-purpose computing. The optional compressed instruction set described in Chapter 27 can be added (forming RV32GC and RV64GC) to improve performance, code size, and energy efficiency, though with some additional hardware complexity.

As we move beyond IMAFDC into further instruction-set extensions, the added instructions tend to be more domain-specific and only provide benefits to a restricted class of applications, e.g., for multimedia or security. Unlike most commercial ISAs, the RISC-V ISA design clearly separates the base ISA and broadly applicable standard extensions from these more specialized additions. Chapter 36 has a more extensive discussion of ways to add extensions to the RISC-V ISA.

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	fur	nct7		rs	32	rs1		funct3		rd		opcode		R-type
		imm[1	1:0]			r	s1	fur	ct3	r	d	opc	ode	I-type
	imm[11:5]		rs	32	r	s1	fur	ct3	imm[4:0]	opc	ode	S-type
	imm[12	2[10:5]		rs2		rs1		funct3		imm[4	:1 11]	opc	ode	B-type
	imm[31:12]		1:12]					rd		opcode		U-type		
	imm[20 10:1 11				. 11 1	9:12]				r	·d	орс	ode	J-type

		RV32I Ba	se Instruc	tion Set		
	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
imm[20 10:1 11 19:1	L2]		rd	1101111	JAL
imm[11:0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]	rs1	000	rd	0010011	ADDI
imm[11:0]	rs1	010	rd	0010011	SLTI
imm[11:0]	rs1	011	rd	0010011	SLTIU
imm[11:0]	rs1	100	rd	0010011	XORI
imm[11:0]	rs1	110	rd	0010011	ORI
imm[11:0]	rs1	111	rd	0010011	ANDI
000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL

Chapter 35. RV32/64G Instruction Set Listings | Page 610

0100000	0100000 rs2		rs1	101	rd	0110011	SRA	
0000000			rs2	rs1	110	rd	0110011	OR
0000000			rs2	rs1	111	rd	0110011	AND
fm	pr	ed	succ	rs1	000	rd	0001111	FENCE
1000	00	11	0011	00000	000	00000	0001111	FENCE.TS0
0000	00	01	0000	00000	000	00000	0001111	PAUSE
00000	0000000000			00000	000	00000	1110011	ECALL
00000	0000000001			00000	000	00000	1110011	EBREAK

31 27	26	25	24	20	19	15	14	12	11	7	6	0	
fun	funct7 rs2			s2	r	s1	funct3		rd		opcode		R-type
	imm[11:0]				rs1		fur	nct3	rd		орс	ode	I-type
imm[1	1:5]		r:	s2	r	·s1	fur	nct3	imm[4:0]	орс	ode	S-type

	RV64I Base	Instruction S	Set (in addit	ion to RV32I)		
imm[11	L:0]	rs1	110	rd	0000011	LWU
imm[11	L:0]	rs1	011	rd	0000011	LD
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD
000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	rd	0010011	SRLI
010000	shamt	rs1	101	rd	0010011	SRAI
imm[11	L:0]	rs1	000	rd	0011011	ADDIW
0000000	shamt	rs1	001	rd	0011011	SLLIW
0000000	shamt	rs1	101	rd	0011011	SRLIW
0100000	shamt	rs1	101	rd	0011011	SRAIW
0000000	rs2	rs1	000	rd	0111011	ADDW
0100000	rs2	rs1	000	rd	0111011	SUBW
0000000	rs2	rs1	001	rd	0111011	SLLW
0000000	rs2	rs1	101	rd	0111011	SRLW
0100000	rs2	rs1	101	rd	0111011	SRAW

RV32	2/RV64 Zifenc	<i>ei</i> Standard I	Extension		
imm[11:0]	rs1	001	rd	0001111	FENCE.I

RV	32/RV64 Zicsr	Standard Ext	tension		
csr	rs1	001	rd	1110011	CSRRW
csr	rs1	010	rd	1110011	CSRRS
csr	rs1	011	rd	1110011	CSRRC
csr	uimm	101	rd	1110011	CSRRWI
csr	uimm	110	rd	1110011	CSRRSI
csr	Uimm	111	rd	1110011	CSRRCI

		RV32M Star	ndard Extensi	.on		
0000001	rs2	rs1	000	rd	0110011	MUL
0000001	rs2	rs1	001	rd	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	rd	0110011	MULHU
0000001	rs2	rs1	100	rd	0110011	DIV
0000001	rs2	rs1	101	rd	0110011	DIVU
0000001	rs2	rs1	110	rd	0110011	REM
0000001	rs2	rs1	111	rd	0110011	REMU

Chapter 35. RV32/64G Instruction Set Listings | Page 612

0000001	rs2	rs1	000	rd	0111011	MULW
0000001	rs2	rs1	100	rd	0111011	DIVW
0000001	rs2	rs1	101	rd	0111011	DIVUW
0000001	rs2	rs1	110	rd	0111011	REMW
0000001	rs2	rs1	111	rd	0111011	REMUW

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	fun	ct7		r	52	r	s1	fun	ct3	ro	i	орс	code	R-type

				RV32A Stand	lard Extensi	Lon		
00010	aq	rl	00000	rs1	010	rd	0101111	LR.W
00011	aq	rl	rs2	rs1	010	rd	0101111	SC.W
00001	aq	rl	rs2	rs1	010	rd	0101111	AMOSWAP.W
00000	aq	rl	rs2	rs1	010	rd	0101111	AMOADD.W
00100	aq	rl	rs2	rs1	010	rd	0101111	AMOXOR.W
01100	aq	rl	rs2	rs1	010	rd	0101111	AMOAND.W
01000	aq	rl	rs2	rs1	010	rd	0101111	AMOOR.W
10000	aq	rl	rs2	rs1	010	rd	0101111	AMOMIN.W
10100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAX.W
11000	aq	rl	rs2	rs1	010	rd	0101111	AMOMINU.W
11100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAXU.W

	RV64A Standard Extension (in addition to RV32A)												
00010	aq	rl	00000	rs1	011	rd	0101111	LR.D					
00011	aq	rl	rs2	rs1	011	rd	0101111	SC.D					
00001	aq	rl	rs2	rs1	011	rd	0101111	AMOSWAP.D					
00000	aq	rl	rs2	rs1	011	rd	0101111	AMOADD.D					
00100	aq	rl	rs2	rs1	011	rd	0101111	AMOXOR.D					
01100	aq	rl	rs2	rs1	011	rd	0101111	AMOAND.D					
01000	aq	rl	rs2	rs1	011	rd	0101111	AMOOR.D					
10000	aq	rl	rs2	rs1	011	rd	0101111	AMOMIN.D					
10100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAX.D					
11000	aq	rl	rs2	rs1	011	rd	0101111	AMOMINU.D					
11100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAXU.D					

31	2	7	26	25	24	20	19	15	14	12	11	7	6	0	
		fun	ict7		r	s2	rs1		fur	ınct3		d	орс	ode	R-type
	rs3		fun	ct2	r	s2	r	s1	fur	nct3	r	'nd	орс	ode	R4-type
			imm[1	11:0]			r	s1	funct3		3 rd		орс	ode	I-type
	i	.mm [:	11:5]		r	s2	r	s1	fur	nct3	imm[4:0]	орс	ode	S-type

			RV32F	Standard E	xtension		
	imm[11:0]		rs1	010	rd	0000111	FLW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100111	FSW
rs3	00	rs2	rs1	rm	rd	1000011	FMADD.S
rs3	00	rs2	rs1	rm	rd	1000111	FMSUB.S
rs3	00	rs2	rs1	rm	rd	1001011	FNMSUB.S
rs3	00	rs2	rs1	rm	rd	1001111	FNMADD.S
000	0000	rs2	rs1	rm	rd	1010011	FADD.S
000	0100	rs2	rs1	rm	rd	1010011	FSUB.S
0001000		rs2	rs1	rm	rd	1010011	FMUL.S
000	1100	rs2	rs1	rm	rd	1010011	FDIV.S
010	1100	00000	rs1	rm	rd	1010011	FSQRT.S
001	0000	rs2	rs1	000	rd	1010011	FSGNJ.S
001	0000	rs2	rs1	001	rd	1010011	FSGNJN.S
001	0000	rs2	rs1	010	rd	1010011	FSGNJX.S
001	0100	rs2	rs1	000	rd	1010011	FMIN.S
001	0100	rs2	rs1	001	rd	1010011	FMAX.S
110	0000	00000	rs1	rm	rd	1010011	FCVT.W.S
110	0000	00001	rs1	rm	rd	1010011	FCVT.WU.S
111	0000	00000	rs1	000	rd	1010011	FMV.X.W
101	0000	rs2	rs1	010	rd	1010011	FEQ.S
101	0000	rs2	rs1	001	rd	1010011	FLT.S
101	0000	rs2	rs1	000	rd	1010011	FLE.S
111	0000	00000	rs1	001	rd	1010011	FCLASS.S
110	1000	00000	rs1	rm	rd	1010011	FCVT.S.W
110	1000	00001	rs1	rm	rd	1010011	FCVT.S.WU
111	1000	00000	rs1	000	rd	1010011	FMV.W.X

	RV64F Sta	andard Extens	ion (in addi	tion to RV32F	-)								
1100000	1100000 00010 rs1 rm rd 1010011 FCVT.L.S												
1100000	00011	rs1	rm	rd	1010011	FCVT.LU.S							
1101000	00010	rs1	rm	rd	1010011	FCVT.S.L							
1101000	00011	rs1	rm	rd	1010011	FCVT.S.LU							

31	27	26	25	24	20	19	15	14	12	11	7	6	0			
	fu	nct7		r	s2	r	s1	fur	nct3	rd		opcode		R-type		
r	s3	fun	ict2	r	s2	r	s1	funct3		rd		орс	ode	R4-type		
		imm[11:0]			r	rs1		funct3		rd		rd		ode	I-type
	imm	[11:5]		r	s2	rs1		funct3		imm[4:0]		орс	ode	S-type		

			RV32D	Standard E	xtension		
	imm[11:0]		rs1	011	rd	0000111	FLD
imm[11:5]	rs2	rs1	011	imm[4:0]	0100111	FSD
rs3	01	rs2	rs1	rm	rd	1000011	FMADD.D
rs3	01	rs2	rs1	rm	rd	1000111	FMSUB.D
rs3	01	rs2	rs1	rm	rd	1001011	FNMSUB.D
rs3	01	rs2	rs1	rm	rd	1001111	FNMADD.D
000	0001	rs2	rs1	rm	rd	1010011	FADD.D
0000101		rs2	rs1	rm	rd	1010011	FSUB.D
0001001		rs2	rs1	rm	rd	1010011	FMUL.D
000	1101	rs2	rs1	rm	rd	1010011	FDIV.D
010	1101	00000	rs1	rm	rd	1010011	FSQRT.D
001	0001	rs2	rs1	000	rd	1010011	FSGNJ.D
001	0001	rs2	rs1	001	rd	1010011	FSGNJN.D
001	0001	rs2	rs1	010	rd	1010011	FSGNJX.D
001	0101	rs2	rs1	000	rd	1010011	FMIN.D
001	0101	rs2	rs1	001	rd	1010011	FMAX.D
010	0000	00001	rs1	rm	rd	1010011	FCVT.S.D
010	0001	00000	rs1	rm	rd	1010011	FCVT.D.S
101	0001	rs2	rs1	010	rd	1010011	FEQ.D
101	0001	rs2	rs1	001	rd	1010011	FLT.D
101	0001	rs2	rs1	000	rd	1010011	FLE.D
111	0001	00000	rs1	001	rd	1010011	FCLASS.D
110	0001	00000	rs1	rm	rd	1010011	FCVT.W.D
110	0001	00001	rs1	rm	rd	1010011	FCVT.WU.D
110	1001	00000	rs1	rm	rd	1010011	FCVT.D.W
110	1001	00001	rs1	rm	rd	1010011	FCVT.D.WU

	RV64D Standard Extension (in addition to RV32D)													
1100001	00010 rs1	rm rd	1010011 FCVT.L.D											
1100001	00011 rs1	rm rd	1010011 FCVT.LU.D											
1110001	00000 rs1	000 rd	1010011 FMV.X.D											
1101001	00010 rs1	rm rd	1010011 FCVT.D.L											
1101001	00011 rs1	rm rd	1010011 FCVT.D.LU											
1111001	00000 rs1	000 rd	1010011 FMV.D.X											
31 27 26 25	24 20 19 15	14 12 11 7	6 0											
funct7	rs2 rs1	funct3 rd	opcode R-type											

Chapter 35. RV32/64G Instruction Set Listings | Page 616

rs3	rs3 funct2		rs1	funct3	rd	opcode	R4-type
	imm[11:0]		rs1	funct3	rd	opcode	I-type
imm[imm[11:5] rs2		rs1	funct3	imm[4:0]	opcode	S-type

31	27	26	25	24	20	19		15	14	12	11	7	6	0	
	fı	funct7 rs2		s2		rs1		fur	ict3	r	d	opcode		R-type	
r	s3	fun	ict2	r	s2		rs1		fur	ict3	r	d	орс	ode	R4-type
	imm[11:0]				rs1			funct3		r	d	орс	ode	I-type	
	imm[11:5] rs2		rs1		funct3		imm[4:0]		орс	ode	S-type				

RV32Q Standard Extension												
imm[:	11:0]		rs1	100	rd	0000111	FLQ					
imm[:	11:5]	rs2	rs1	100	imm[4:0]	0100111	FSQ					
rs3	11	rs2	rs1	rm	rd	1000011	FMADD.Q					
rs3	11	rs2	rs1	rm	rd	1000111	FMSUB.Q					
rs3	11	rs2	rs1	rm	rd	1001011	FNMSUB.Q					
rs3	11	rs2	rs1	rm	rd	1001111	FNMADD.Q					
0000	9011	rs2	rs1	rm	rd	1010011	FADD.Q					
0000	9111	rs2	rs1	rm	rd	1010011	FSUB.Q					
000	1011	rs2	rs1	rm	rd	1010011	FMUL.Q					
000	1111	rs2	rs1	rm	rd	1010011	FDIV.Q					
010:	1111	00000	rs1	rm	rd	1010011	FSQRT.Q					
0010	9011	rs2	rs1	000	rd	1010011	FSGNJ.Q					
0010	9011	rs2	rs1	001	rd	1010011	FSGNJN.Q					
0010	9011	rs2	rs1	010	rd	1010011	FSGNJX.Q					
0010	9111	rs2	rs1	000	rd	1010011	FMIN.Q					
0010	9111	rs2	rs1	001	rd	1010011	FMAX.Q					
010	9000	00011	rs1	rm	rd	1010011	FCVT.S.Q					
0100	9011	00000	rs1	rm	rd	1010011	FCVT.Q.S					
0100	9001	00011	rs1	rm	rd	1010011	FCVT.D.Q					
0100	9011	00001	rs1	rm	rd	1010011	FCVT.Q.D					
1010	9011	rs2	rs1	010	rd	1010011	FEQ.Q					
1010	9011	rs2	rs1	001	rd	1010011	FLT.Q					
1010	9011	rs2	rs1	000	rd	1010011	FLE.Q					
1110	9011	00000	rs1	001	rd	1010011	FCLASS.Q					
1100	9011	00000	rs1	rm	rd	1010011	FCVT.W.Q					
1100	9011	00001	rs1	rm	rd	1010011	FCVT.WU.Q					
110:	1011	00000	rs1	rm	rd	1010011	FCVT.Q.W					
110:	1011	00001	rs1	rm	rd	1010011	FCVT.Q.WU					

	RV64Q Sta	ndard Extens	ion (in addi	tion to RV320))									
1100011	1100011 00010 rs1 rm rd 1010011 FCVT.L.Q													
1100011	00011	rs1	rm	rd	1010011	FCVT.LU.Q								
1101011	00010	rs1	rm	rd	1010011	FCVT.Q.L								
1101011	00011	rs1	rm	rd	1010011	FCVT.Q.LU								

31	27	26	25	24	20	19		15	14	12	11	7	6	0	
	fu	ınct7	rs2		s2		rs1		fur	ict3	r	d	opcode		R-type
r	s3	fun	ict2	r	s2		rs1		fun	ict3	r	d	орс	code	R4-type
	imm[11:0]				rs1			funct3		r	d	орс	ode	I-type	
	imm[11:5] rs2		rs1		funct3		imm[4:0]	орс	code	S-type				

			RV32Z	fh Standar	d Extension		
imm[11:0]			rs1	001	rd	0000111	FLH
imm[11:5]		rs2	rs1	001	imm[4:0]	0100111	FSH
rs3	10	rs2	rs1	rm	rd	1000011	FMADD.H
rs3	10	rs2	rs1	rm	rd	1000111	FMSUB.H
rs3	10	rs2	rs1	rm	rd	1001011	FNMSUB.H
rs3	10	rs2	rs1	rm	rd	1001111	FNMADD.H
0000	010	rs2	rs1	rm	rd	1010011	FADD.H
0000110		rs2	rs1	rm	rd	1010011	FSUB.H
0001	.010	rs2	rs1	rm	rd	1010011	FMUL.H
0001	.110	rs2	rs1	rm	rd	1010011	FDIV.H
0101	110	00000	rs1	rm	rd	1010011	FSQRT.H
0010010		rs2	rs1	000	rd	1010011	FSGNJ.H
0010	010	rs2	rs1	001	rd	1010011	FSGNJN.H
0010	010	rs2	rs1	010	rd	1010011	FSGNJX.H
0010	110	rs2	rs1	000	rd	1010011	FMIN.H
0010110		rs2	rs1	001	rd	1010011	FMAX.H
0100	1000	00010	rs1	rm	rd	1010011	FCVT.S.H
0100	010	00000	rs1	rm	rd	1010011	FCVT.H.S
0100	001	00010	rs1	rm	rd	1010011	FCVT.D.H
0100	010	00001	rs1	rm	rd	1010011	FCVT.H.D
0100	011	00010	rs1	rm	rd	1010011	FCVT.Q.H
0100	010	00011	rs1	rm	rd	1010011	FCVT.H.Q
1010	010	rs2	rs1	010	rd	1010011	FEQ.H
1010	010	rs2	rs1	001	rd	1010011	FLT.H
1010	010	rs2	rs1	000	rd	1010011	FLE.H
1110010 0		00000	rs1	001	rd	1010011	FCLASS.H
1100010 00000		00000	rs1	rm	rd	1010011	FCVT.W.H
1100010 00001		00001	rs1	rm	rd	1010011	FCVT.WU.H
1110010 00000		00000	rs1	000	rd	1010011	FMV.X.H
1101010 00000		00000	rs1	rm	rd	1010011	FCVT.H.W
1101	.010	00001	rs1	rm	rd	1010011	FCVT.H.WU
1111010 00000		00000	rs1	000	rd	1010011	FMV.H.X

RV64Zfh Standard Extension (in addition to RV32Zfh)						
1100010	00010	rs1	rm	rd	1010011	FCVT.L.H

RV64Zfh Standard Extension (in addition to RV32Zfh)						
1100010	00011	rs1	rm	rd	1010011	FCVT.LU.H
1101010	00010	rs1	rm	rd	1010011	FCVT.H.L
1101010	00011	rs1	rm	rd	1010011	FCVT.H.LU

Zawrs Standard Extension					
00000001101	00000	000	00000	1110011	WRS.NTO
00000011101	00000	000	00000	1110011	WRS.STO

Table 75 lists the CSRs that have currently been allocated CSR addresses. The timers, counters, and floating-point CSRs are the only CSRs defined in this specification.

Table 75. RISC-V control and status register (CSR) address map.

Number	Privilege	Name	Description		
Floating-Point Control and Status Registers					
0x001	Read write	fflags	Floating-Point Accrued Exceptions.		
0x002	Read write	frm	Floating-Point Dynamic Rounding Mode.		
0x003	Read write	fcsr	Floating-Point Control and Status Register (frm + fflags).		
Counters and Timers					
0xC00	Read-only	cycle	Cycle counter for RDCYCLE instruction.		
0xC01	Read-only	time	Timer for RDTIME instruction.		
0xC02	Read-only	instret	Instructions-retired counter for RDINSTRET instruction.		
0xC80	Read-only	cycleh	Upper 32 bits of cycle, RV32I only.		
0xC81	Read-only	timeh	Upper 32 bits of time, RV32I only.		
0xC82	Read-only	instreth	Upper 32 bits of instret, RV32I only.		