

Lab 6: CPU Design

Requirements Not Met

N/A

Problems Encountered

Getting the clocks to work properly for NANDA was a bit of a hassle and I still struggle to demo it properly. Not sure if its user error or code error.

Applications

CPUs are literally used by all modern computing to solve complex problems. Knowing how to program them not only makes you valuable as an electrical engineer because you can make thinking rocks, but you also understand clocks, instructions, registers, etc. that are applicable to all sorts of hardware like ASICs.

Pre-Lab Questions

Part 1 – The Controller




Figure 1: Instruction Flowchart

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity controller is
5  port (
6      clk      : in std_logic;
7      rst      : in std_logic; -- asynchronous, active-low
8      ins      : in std_logic_vector(2 downto 0);
9
10     ready_out : out std_logic;
11     rsa       : out std_logic_vector(1 downto 0);
12     rsb       : out std_logic_vector(1 downto 0);
13     op_sel    : out std_logic_vector(2 downto 0);
14 );
15 end entity controller;
16
17 architecture behavioral of controller is
18     type t_state is (READY, EXECUTE);
19     signal state : t_state;
20     signal step  : std_logic := '0'; -- indicates which step of NANDA its on
21
22     begin
23     process(clk, rst) is
24     begin
25         if rst = '0' then
26             -- reset values hold register info
27             state <= READY;
28             ready_out <= '1';
29             rsa <= "10";
30             rsb <= "11";
31             op_sel <= "000";
32             step <= '0';
33         elsif rising_edge(clk) then
34             case state is
35                 when READY =>
36                     step <= '0';
37                     ready_out <= '1';
38                     rsa <= "10";
39                     rsb <= "11";
40                     op_sel <= "000";
41                     -- should I hold until an instruction is recieved? What does that even mean?
42                     if ins = "111" then
43                         state <= READY;
44                     else
45                         state <= EXECUTE;
46                     end if;
47                 when EXECUTE =>
48                     ready_out <= '0';
49                     -- LDA
50                     if (ins = "000") then
51                         rsa <= "00";
52                         rsb <= "11";
53                         op_sel <= "000";
54                         state <= READY;
55                     -- MVAB
56                     elsif (ins = "001") then
57                         rsa <= "10";
58                         rsb <= "10";
59                         op_sel <= "000";
60                         state <= READY;
61                     -- ADDA
62                     elsif (ins = "010") then
63                         rsa <= "01";
64                         rsb <= "11";
65                         op_sel <= "010";
66                         state <= READY;
67                     -- ORA
68                     elsif (ins = "011") then
69                         rsa <= "01";
70                         rsb <= "11";
71                         op_sel <= "001";
72                         state <= READY;
73                     -- NOTA
74                     elsif (ins = "100") then
75                         rsa <= "01";
76                         rsb <= "11";
77                         op_sel <= "011";
78                         state <= READY;
79                     -- SRA
80                     elsif (ins = "101") then
81                         rsa <= "01";
82                         rsb <= "11";
83                         op_sel <= "101";
84                         state <= READY;
85                     -- NANDA
86                     elsif (ins = "110") then
87                         if (step = '0') then
88                             rsa <= "01";
89                             rsb <= "11";
90                             op_sel <= "000";
91                             step <= '1';
92                             state <= EXECUTE;
93                         else
94                             rsa <= "01";
95                             rsb <= "11";
96                             op_sel <= "011";
97                             step <= '0';
98                             state <= READY;
99                         end if;
100                    -- NOP
101                    else
102                        rsa <= "10";
103                        rsb <= "11";
104                        op_sel <= "000";
105                        step <= '0';
106                        state <= READY;
107                    end if;
108                end case;
109            end if;
110        end process;
111    end architecture behavioral;

```

Figure 2: VHDL for the controller




Figure 3: ModelSim Waveform Testbench for the Controller

Annotations:

- All instructions (000 through 111) are shown.
- All RSA, RSB, and OP_SEL values line up with the expected values in the flowchart.
- The output values update right after the rising edge of the clock.
- Ready is true, except during the execution of instructions.

Part 2 – Instruction Register and Connections




Figure 4: Hand-drawn Block Diagram for the Instruction Register

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity instruction_register is
5  port (
6      clk      : in std_logic;
7      update   : in std_logic; -- ready_out
8      next_ins : in std_logic_vector(2 downto 0);
9
10     ins      : out std_logic_vector(2 downto 0)
11 );
12 end entity instruction_register;
13
14 architecture behavioral of instruction_register is
15     signal ins_reg : std_logic_vector(2 downto 0);
16 begin
17     process(clk)
18     begin
19         if rising_edge(clk) then
20             if (update = '1') then
21                 ins_reg <= next_ins;
22             end if;
23         end if;
24     end process;
25
26     ins <= ins_reg; -- Apparently this models register/output behavior better?
27 end architecture;

```

Figure 5: VHDL for the Instruction Register




Figure 6: Block Diagram for the CPU




Figure 7: Waveform Simulation for the CPU

Annotations:

- Although not shown above, the input_bus = 0001.
- 000 (Load A) correctly updates register A to the value of the input bus (0001) on the rising edge of the clock and sets ready_out to 0.
- 001 (Move A) correctly updates register B to the value of register A (0001).
- 010 (Add A) correctly updates register A to $0001 + 0001 = 0010$.
- 011 (Or A) correctly updates register A to $0010 \text{ or } 0001 = 0011$.
- So on, and so forth.

Part 3 - Programming

Instruction	Input Bus	REGA	REGB
LDA (000)	0101 (5)	0101 (5)	?
MVAB (001)	0101 (5)	0101 (5)	0101 (5)
LDA (000)	1100 (C)	1100 (C)	0101 (5)
ORA (011)	1100 (C)	1101 (D)	0101 (5)
MVAB (001)	1100 (C)	1101 (D)	1101 (D)
LDA (000)	0011 (3)	0011 (3)	1101 (D)
NANDA (110) – step1	0011 (3)	0001 (1)	1101 (D)
NANDA (110) – step2	0011 (3)	1110 (E)	1101 (D)
NOTA (100)	0011 (3)	0001 (1)	1101 (D)
MVAB (001)	0011 (3)	0001 (1)	0001 (1)
LDA (000)	0111 (7)	0111 (7)	0001 (1)
ADDA (010)	0111 (7)	1000 (8)	0001 (1)

Table 1: Assembly Program Chart for $REGA = 7 + (3 \text{ AND } (5 \text{ OR } C))$

1. The advantage of making the controller a state machine, rather than combinational logic is that everything is in sync, so that we know when to expect and update values and so that the register and alu can be feed the right values at the right time. Essentially, it keeps everything clean and helps prevent glitches.

2.

Instruction	Input Bus	REGA	REGB
LDA (000)	1110 (E)	1110 (E)	?
SRA (101)	1110 (E)	0111 (7)	?
MVAB (001)	1110 (E)	0111 (7)	0111 (7)
LDA (000)	0101 (5)	0101 (5)	0111 (7)
ORA (011)	0101 (5)	0111 (7)	0111 (7)
NOTA (100)	0101 (5)	1000 (8)	0111 (7)
MVAB (001)	0101 (5)	1000 (8)	1000 (8)
LDA (000)	0110 (6)	0110 (6)	1000 (8)
ADDA (010)	0110 (6)	1110 (14)	1000 (8)
MVAB (001)	0110 (6)	1110 (14)	1110 (14)

Table 2: Assembly Program Chart for $REGB = 6 + (5 \text{ NOR } (E / 2))$