

Lab 6: CPU Design

Requirements Not Met

N/A

Problems Encountered

Getting the clocks to work properly for NANDA was a bit of a hassle and I still struggle to demo it properly. Not sure if its user error or code error.

Applications

CPUs are literally used by all modern computing to solve complex problems. Knowing how to program them not only makes you valuable as an electrical engineer because you can make thinking rocks, but you also understand clocks, instructions, registers, etc. that are applicable to all sorts of hardware like ASICs.

Pre-Lab Questions

Part 1 – The Controller




Figure 1: Instruction Flowchart

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity controller is
5      port(
6          clk : in std_logic;
7          rst : in std_logic; -- asynchronous, active-low
8          ins : in std_logic_vector(2 downto 0);
9
10         ready_out : out std_logic;
11         rsa : out std_logic_vector(1 downto 0);
12         rsb : out std_logic_vector(1 downto 0);
13         op_sel : out std_logic_vector(2 downto 0);
14     );
15 end entity controller;
16
17 architecture behavioral of controller is
18     type t_state is (READY, EXECUTE);
19     signal state : t_state;
20     signal step : std_logic := '0'; -- indicates which step of NANDA its on
21 begin
22     process(clk, rst) is
23     begin
24         if rst = '0' then
25             -- reset values hold register info
26             state <= READY;
27             ready_out <= '1';
28             rsa <= "10";
29             rsb <= "11";
30             op_sel <= "000";
31             step <= '0';
32         elsif rising_edge(clk) then
33             case state is
34                 when READY =>
35                     step <= '0';
36                     ready_out <= '1';
37                     rsa <= "10";
38                     rsb <= "11";
39                     op_sel <= "000";
40                     -- should I hold until an instruction is received? what does that even mean?
41                     if ins = "111" then
42                         state <= READY;
43                     else
44                         state <= EXECUTE;
45                     end if;
46                 when EXECUTE =>
47                     ready_out <= '0';
48                     -- LDA
49                     if (ins = "000") then
50                         rsa <= "00";
51                         rsb <= "11";
52                         op_sel <= "000";
53                         state <= READY;
54                         -- MVAB
55                     elsif (ins = "001") then
56                         rsa <= "10";
57                         rsb <= "10";
58                         op_sel <= "000";
59                         state <= READY;
60                         -- ADDA
61                     elsif (ins = "010") then
62                         rsa <= "01";
63                         rsb <= "11";
64                         op_sel <= "010";
65                         state <= READY;
66                         -- ORA
67                     elsif (ins = "011") then
68                         rsa <= "01";
69                         rsb <= "11";
70                         op_sel <= "001";
71                         state <= READY;
72                         -- NOTA
73                     elsif (ins = "100") then
74                         rsa <= "01";
75                         rsb <= "11";
76                         op_sel <= "011";
77                         state <= READY;
78                         -- SRA
79                     elsif (ins = "101") then
80                         rsa <= "01";
81                         rsb <= "11";
82                         op_sel <= "101";
83                         state <= READY;
84                         -- NANDA
85                     elsif (ins = "110") then
86                         if (step = '0') then
87                             rsa <= "01";
88                             rsb <= "11";
89                             op_sel <= "000";
90                             step <= '1';
91                             state <= EXECUTE;
92                         else
93                             rsa <= "01";
94                             rsb <= "11";
95                             op_sel <= "011";
96                             step <= '0';
97                             state <= READY;
98                         end if;
99                         -- NOP
100                    else
101                        rsa <= "10";
102                        rsb <= "11";
103                        op_sel <= "000";
104                        step <= '0';
105                        state <= READY;
106                    end if;
107                end case;
108            end if;
109        end process;
110    end architecture behavioral;

```

Figure 2: VHDL for the controller




Figure 3: ModelSim Waveform Testbench for the Controller

Annotations:

- All instructions (000 through 111) are shown.
- All RSA, RSB, and OP_SEL values line up with the expected values in the flowchart.
- The output values update right after the rising edge of the clock.
- Ready is true, except during the execution of instructions.

Part 2 – Instruction Register and Connections




Figure 4: Hand-drawn Block Diagram for the Instruction Register

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity instruction_register is
5      port (
6          clk      : in std_logic;
7          update   : in std_logic; -- ready_out
8          next_ins : in std_logic_vector(2 downto 0);
9
10         ins      : out std_logic_vector(2 downto 0)
11     );
12 end entity instruction_register;
13
14 architecture behavioral of instruction_register is
15     signal ins_reg : std_logic_vector(2 downto 0);
16 begin
17     process(clk)
18     begin
19         if rising_edge(clk) then
20             if (update = '1') then
21                 ins_reg <= next_ins;
22             end if;
23         end if;
24     end process;
25
26     ins <= ins_reg; -- Apparently this models register/output behavior better?
27 end architecture;

```

Figure 5: VHDL for the Instruction Register




Figure 6: Block Diagram for the CPU




Figure 7: Waveform Simulation for the CPU

Annotations:

- Although not shown above, the input_bus = 0001.
- 000 (Load A) correctly updates register A to the value of the input bus (0001) on the rising edge of the clock and sets ready_out to 0.
- 001 (Move A) correctly updates register B to the value of register A (0001).
- 010 (Add A) correctly updates register A to 0001 + 0001 = 0010.
- 011 (Or A) correctly updates register A to 0010 or 0001 = 0011.
- So on, and so forth.

Part 3 - Programming

Instruction	Input Bus	REGA	REGB
LDA (000)	0101 (5)	0101 (5)	?
MVAB (001)	0101 (5)	0101 (5)	0101 (5)
LDA (000)	1100 (C)	1100 (C)	0101 (5)
ORA (011)	1100 (C)	1101 (D)	0101 (5)
MVAB (001)	1100 (C)	1101 (D)	1101 (D)
LDA (000)	0011 (3)	0011 (3)	1101 (D)
NANDA (110) – step1	0011 (3)	0001 (1)	1101 (D)
NANDA (110) – step2	0011 (3)	1110 (E)	1101 (D)
NOTA (100)	0011 (3)	0001 (1)	1101 (D)
MVAB (001)	0011 (3)	0001 (1)	0001 (1)
LDA (000)	0111 (7)	0111 (7)	0001 (1)
ADDA (010)	0111 (7)	1000 (8)	0001 (1)

Table 1: Assembly Program Chart for REGA = 7 + (3 AND (5 OR C))

1. The advantage of making the controller a state machine, rather than combinational logic is that everything is sync, so that we know when to expect and update values and so that the register and alu can be feed the right values at the right time. Essentially, it keeps everything clean and helps prevent glitches.

2.

Instruction	Input Bus	REGA	REGB
LDA (000)	1110 (E)	1110 (E)	?
SRA (101)	1110 (E)	0111 (7)	?
MVAB (001)	1110 (E)	0111 (7)	0111 (7)
LDA (000)	0101 (5)	0101 (5)	0111 (7)
ORA (011)	0101 (5)	0111 (7)	0111 (7)
NOTA (100)	0101 (5)	1000 (8)	0111 (7)
MVAB (001)	0101 (5)	1000 (8)	1000 (8)
LDA (000)	0110 (6)	0110 (6)	1000 (8)
ADDA (010)	0110 (6)	1110 (14)	1000 (8)
MVAB (001)	0110 (6)	1110 (14)	1110 (14)

Table 2: Assembly Program Chart for REGB = 6 + (5 NOR (E / 2))