

# Building a better VHDL testing environment

Joren Guillaume

FEA  
Ghent University

Thesis presentation

# Outline

## 1 Introduction

- VHDL
- Testing VHDL
- Software development techniques

## 2 Proposed solution

- VHDL testing Framework
- Utility library
- Continuous Integration
- Python script
- Using the framework

## 3 Concluding

- Results
- Commentaries on developing VHDL
- Future work
- Demo



# Outline

## 1 Introduction

- VHDL
- Testing VHDL
- Software development techniques

## 2 Proposed solution

- VHDL testing Framework
- Utility library
- Continuous Integration
- Python script
- Using the framework

## 3 Concluding

- Results
- Commentaries on developing VHDL
- Future work
- Demo



## VHDL

- VHSIC Hardware Description Language
- Used for describing digital and mixed-signal systems
- Developed by U.S. Department of Defense
  - ▶ Document → Simulate → Synthesize

# Outline

## 1 Introduction

- VHDL
- Testing VHDL
- Software development techniques

## 2 Proposed solution

- VHDL testing Framework
- Utility library
- Continuous Integration
- Python script
- Using the framework

## 3 Concluding

- Results
- Commentaries on developing VHDL
- Future work
- Demo



# Testing VHDL

## Test benches

- Unit Under Test (UUT)
- Signal drivers, stimuli & processes
- Assertions and output tracking
  - ▶ Comparison to desired result
    - ★ Manual or automated
  - ▶ Wave-check

## Coverage reports

- Functional coverage
- Code coverage

## Problems

- Non-standardized process
- Single point of failure



# Testing VHDL - assertions example

## D-flipflop

- d: delay, input
- q: output

```
...
assert q = '0'
report "Wrong output value at startup" severity FAILURE;
d <= '1';
    WAIT FOR clk_period;
    assert q = '1'
report "Wrong output value at first test" severity FAILURE;
...
```

# Outline

## 1 Introduction

- VHDL
- Testing VHDL
- **Software development techniques**

## 2 Proposed solution

- VHDL testing Framework
- Utility library
- Continuous Integration
- Python script
- Using the framework

## 3 Concluding

- Results
- Commentaries on developing VHDL
- Future work
- Demo





# Software development techniques

## Unit testing


- Unit = smallest behaviour in code
- Test failure → exact location

## Test First Development

- Create unit test before the code
- Work from how the code will behave

## Test Driven Development

- TFD & short development cycle
- All behaviour is tested
- Proven to significantly reduce errors



# Outline

- 1 Introduction
  - VHDL
  - Testing VHDL
  - Software development techniques
- 2 Proposed solution
  - VHDL testing Framework
  - Utility library
  - Continuous Integration
  - Python script
  - Using the framework
- 3 Concluding
  - Results
  - Commentaries on developing VHDL
  - Future work
  - Demo



# VHDL testing framework

## Standardized testing framework

- Based on previously mentioned software techniques
- Cross platform
- At the core: Python script
- Utility library
- Continuous Integration (CI) systemn

# Outline

- 1 Introduction
  - VHDL
  - Testing VHDL
  - Software development techniques
- 2 **Proposed solution**
  - VHDL testing Framework
  - **Utility library**
  - Continuous Integration
  - Python script
  - Using the framework
- 3 Concluding
  - Results
  - Commentaries on developing VHDL
  - Future work
  - Demo



# Utility library

## Bitvis utility library

- Compatible with all VHDL versions
- Expands VHDL functions
  - ▶ Easy value checking
  - ▶ String handling & random generation
  - ▶ Formatted & automated console output
- Quick & uniform coding



# Outline

- 1 Introduction
  - VHDL
  - Testing VHDL
  - Software development techniques
- 2 Proposed solution
  - VHDL testing Framework
  - Utility library
  - **Continuous Integration**
  - Python script
  - Using the framework
- 3 Concluding
  - Results
  - Commentaries on developing VHDL
  - Future work
  - Demo



# Continuous Integration

## Hudson-CI

- Centralized, automated testing
- Revision control integration (e.g. Git)
- Very customizable (many modules)
- Displays statistics
- Standardized test reports (JUnit)



# Outline

- 1 Introduction
  - VHDL
  - Testing VHDL
  - Software development techniques
- 2 Proposed solution
  - VHDL testing Framework
  - Utility library
  - Continuous Integration
  - Python script
  - Using the framework
- 3 Concluding
  - Results
  - Commentaries on developing VHDL
  - Future work
  - Demo






# Python script

## Features

- Customizable process
  - ▶ Command-line arguments
  - ▶ Multiple supported methods
- Multiple useful outputs
  - ▶ ModelSim simulation output
  - ▶ processed text-based report
  - ▶ processed XML (JUnit) report
- Automated clean up

# Script workflow

## Specialized python script



# Outline

- 1 Introduction
  - VHDL
  - Testing VHDL
  - Software development techniques
- 2 Proposed solution
  - VHDL testing Framework
  - Utility library
  - Continuous Integration
  - Python script
  - Using the framework
- 3 Concluding
  - Results
  - Commentaries on developing VHDL
  - Future work
  - Demo



# Preparing the test bench

Preparing the test bench:

- ① Import the utility library
- ② Decide on separation method
  - ▶ Line by line → No editing test bench
  - ▶ Start/Stop
  - ▶ Partitioned (recommended)
- ③ Sort tests into groups accordingly
- ④ Create dependencies file if needed

# Modified test bench example

Old test bench:

```
...
assert q = '0'
report "Wrong output value at startup" severity FAILURE;
d <= '1';
    WAIT FOR clk_period;
    assert q = '1'
report "Wrong output value at first test" severity FAILURE;
...
```

Modified test bench:

```
...
—Test 1
check_value(q = '0', FAILURE, "Wrong output value at startup");
write(d, '1', "DFF");
check_value(q = '1', FAILURE, "Wrong output value at first test");
...
—End 1
...

```

# Running the job

Running the job:

- 1 Create new job at Hudson-CI
- 2 Optional: set for import from revision control source
- 3 Set correct parser flags
- 4 Set for timed or manual build
- 5 Build & check results

```
python src\testbench-parser.py -m partitioned -l sim\tb_dff_r.vhd
```

# Outline

## 1 Introduction

- VHDL
- Testing VHDL
- Software development techniques

## 2 Proposed solution

- VHDL testing Framework
- Utility library
- Continuous Integration
- Python script
- Using the framework

## 3 Concluding

- Results
- Commentaries on developing VHDL
- Future work
- Demo



# Results

- Multiple open-source projects converted
- Tested with Git, Hudson-CI & Bitvis

S	W	Job ↓	Last Success	Last Failure	Last Duration	Console
		VHDL-AES	1 min 15 sec ( <a href="#">#30</a> )	3 mo 4 days ( <a href="#">#16</a> )	41 sec	 
		VHDL-Bitvis	38 sec ( <a href="#">#35</a> )	1 mo 7 days ( <a href="#">#23</a> )	24 sec	 
		VHDL-CRC	3 mo 1 day ( <a href="#">#12</a> )	1 min 3 sec ( <a href="#">#13</a> )	5,5 sec	 
		VHDL-SHA	N/A	52 sec ( <a href="#">#5</a> )	6,2 sec	 

- Successful runs where code faultless
- Partially completed test-runs even with severe errors
- Unsuccessful runs only due to code faults



# Outline

- 1 Introduction
  - VHDL
  - Testing VHDL
  - Software development techniques
- 2 Proposed solution
  - VHDL testing Framework
  - Utility library
  - Continuous Integration
  - Python script
  - Using the framework
- 3 Concluding
  - Results
  - Commentaries on developing VHDL
  - Future work
  - Demo



# Commentaries on developing VHDL

- An industry stuck in 1993
  - ▶ Outdated practices
  - ▶ "Don't fix what isn't broken"
- Hardware engineers are not software developers
  - ▶ No software development experience
  - ▶ No fresh ideas: taught by seniors
- VHDL has no reflection or introspection
  - ▶ Could make test benches even more compact

# Outline

- 1 Introduction
  - VHDL
  - Testing VHDL
  - Software development techniques
- 2 Proposed solution
  - VHDL testing Framework
  - Utility library
  - Continuous Integration
  - Python script
  - Using the framework
- 3 Concluding
  - Results
  - Commentaries on developing VHDL
  - **Future work**
  - Demo



# Future work

- Wider tool support
  - ▶ Extensive support for current tool (ModelSim)
  - ▶ Greater variety of tools
- Lexical analysis
  - ▶ Full code analysis
  - ▶ Smart test bench generation
  - ▶ Automated partitioning
- Adapted CI tool
  - ▶ Specific needs of VHDL development
  - ▶ Integration with coverage

# Outline

- 1 Introduction
  - VHDL
  - Testing VHDL
  - Software development techniques
- 2 Proposed solution
  - VHDL testing Framework
  - Utility library
  - Continuous Integration
  - Python script
  - Using the framework
- 3 Concluding
  - Results
  - Commentaries on developing VHDL
  - Future work
- Demo



# Demo