





FACULTY OF ENGINEERING

Building a better VHDL testing environment

Joren Guillaume

FEA Ghent University

Thesis presentation

- Situating
 - Testing VHDL
 - Proposed solution
- 2 The framework
 - Utility library
 - Continuous Integration
 - Python script
 - Using the framework
- Concluding
 - Results
 - Future work
- Demo



- Situating
 - Testing VHDL
 - Proposed solution
- 2 The framework
 - Utility library
 - Continuous Integration
 - Python script
 - Using the framework
- Concluding
 - Results
 - Future work
- 4 Demo



Testing VHDL

VHDL

- VHSIC Hardware Description Language
- Develop hardware
- Tested with test benches
 - Output tracking

Problems

- Non-standardized process
- Single point of failure
- Time consuming



Proposed solution

Standardized testing framework

- Based on software development techniques
- Cross platform
- Utility library
- Continuous Integration system
- At the core: Python script



- Situating
 - Testing VHDL
 - Proposed solution
- 2 The framework
 - Utility library
 - Continuous Integration
 - Python script
 - Using the framework
- Concluding
 - Results
 - Future work
- 4 Demo



Utility library

Bitvis utility library

- Compatible with all VHDL versions
- Expands VHDL functions
 - Easy value checking
 - ► Formatted output
- Quick & uniform coding
 - Reduces time spent coding
 - ► Improves readability





Continuous Integration

Hudson-CI

- Centralized, automated testing
 - Revision control
 - ► Timed building
- Easy to read results
- Very customizable





8 / 19


Python script

Test bench parser

- Customizable
 - Command-line arguments
- Separates independent tests
 - Remove single point of failure
- Multiple useful outputs
 - Processed text-based report
 - Processed XML report



Script workflow



(Steps of the parser logged separately)



Using the framework

Preparing the test bench

- Import the utility library
- Decide on separation method
 - Line by line → No editing test bench
 - Start/Stop
 - Partitioned (recommended)
- Oreate command file if needed



Modified test bench example

D flip-flop

Old test bench:

```
assert q = '0'
    report "Wrong output value at startup" severity FAILURE;
d <= '1';
WAIT FOR clk_period;
assert q = '1'
    report "Wrong output value at first test" severity FAILURE;</pre>
```

Modified test bench:

```
— Test 1
    check_value(q = '0', FAILURE, "Wrong output value at startup");
    write(d, '1', "DFF");
    check_value(q = '1', FAILURE, "Wrong output value at first test");
    ...
—End 1
```



Using the framework

Running Hudson-Cl

- Create new job
- Optional: set for import from revision control source
- Set correct parser flags in shell command
- Build & check results

python $src \cdot testbench_parser.py -m partitioned -I sim \cdot tb_dff_r.vhd$




- Situating
 - Testing VHDL
 - Proposed solution
- 2 The framework
 - Utility library
 - Continuous Integration
 - Python script
 - Using the framework
- 3 Concluding
 - Results
 - Future work
- 4 Demo



Results

• Multiple open-source projects converted



- → Bypassed single point of failure
- → Automated testing = faster development



Future work

- Wider, better tool support
- Lexical analysis
 - Automated partitioning
 - Smart test bench generation
- Adapted CI tool
 - ► Specific needs of hardware development



Thanks for your attention

Questions?



- Situating
 - Testing VHDL
 - Proposed solution
- 2 The framework
 - Utility library
 - Continuous Integration
 - Python script
 - Using the framework
- Concluding
 - Results
 - Future work
- Demo



Demo

Demo



