





FACULTY OF ENGINEERING

Building a better VHDL testing environment

Joren Guillaume

FEA Ghent University

Thesis presentation

- Situating
 - VHDL
 - Testing and problems
 - Software development techniques
- 2 Proposed solution
 - VHDL testing framework
 - Using the framework
 - Automation
- Concluding
 - Results
 - Future work
 - Conclusion
- Demo



- Situating
 - VHDL
 - Testing and problems
 - Software development techniques
- 2 Proposed solution
 - VHDL testing framework
 - Using the framework
 - Automation
- Concludir
 - Results
 - Future work
 - Conclusion
- 4 Demo



VHDL


- VHSIC Hardware Description Language
- Used for describing digital and mixed-signal systems
- Developed by U.S. Department of Defense
 - ▶ Document → Simulate → Synthesize



Testing VHDL

Test benches

- Unit Under Test (UUT)
- Apply stimuli
- Signal/output tracking
 - Assertions
 - Comparison to desired result
 - Wave-check





5 / 25

Testing VHDL

Problems with testing

- Non-standardized process
- Single point of failure
- Time consuming



Software development techniques

Unit testing


- Unit = smallest behaviour in code
- Test failure → exact location

Test First Development

- Create test before the code
- How will the code behave?

Test Driven Development

- TFD & refactoring
- Proven to significantly reduce errors





- - VHDL
 - Testing and problems
 - Software development techniques
- Proposed solution
 - VHDL testing framework
 - Using the framework
 - Automation
- - Results
 - Future work
 - Conclusion



Proposed solution

Apply unit testing to VHDL?

- → 1 unit test per test bench
- → Extremely large number of TBs
- → Impractical, time wasting

Solution: use a framework to do it for you



VHDL testing framework

- Arrange test bench into unit tests
- Separate unit tests into files
- Ompile source and newly created files
- Execute unit tests ("test suite")
- Capture and process results

→ Prepare

→ Process

→ Execute



VHDL testing framework

Python script + ModelSim

- Prepare
 - → Developer arranges test suite
- Process
 - → Python script separates unit tests
 - → ModelSim compiles all files
- Execute
 - → ModelSim executes unit tests
 - → Python script reads output





Preparing test benches

- Separate independent tests
 - ► Line by line
 - Start/Stop
 - Partitioned
- Create commands file

```
assert q = '0'
report "Wrong output value at startup" severity FAILURE;
d <= '1';
WAIT FOR clk_period;
assert q = '1'
report "Wrong output value at first test" severity FAILURE;
...
```





Utility library

Use Bitvis utility library for:

- Faster coding
- Improved readability



Modified test bench:

```
...

— Test 1
check_value(q = '0', FAILURE, "Wrong output value at startup");
write(d, '1', "DFF");
check_value(q = '1', FAILURE, "Wrong output value at first test");
...

— End 1
...
```






Processing and compiling

Python script:

- Reads command line arguments
- Reads test suite
- Separates test suite into unit tests








Processing and compiling

ModelSim:

- Compiles source code (UUT)
- Compiles test suite
 - → One entity, many architectures







Execution and results

ModelSim:

Executes each unit test

Python script:

- Captures ModelSim output
- Processes results
 - Text report
 - ▶ JUnit XML report





Automation

Hudson-CI

- Gets latest version from RC
 - ► Timed retrieval
 - Detect changes
- Automated script execution
- Result progress (XML)





- Situating
 - VHDL
 - Testing and problems
 - Software development techniques
- 2 Proposed solution
 - VHDL testing framework
 - Using the framework
 - Automation
- Concluding
 - Results
 - Future work
 - Conclusion
- 4 Demo



Results

Multiple open-source projects tested

S	W	Job ↓	Last Success	Last Failure	Last Duration	Console	
	**	VHDL-AES	1 min 15 sec (<u>#30</u>)	3 mo 4 days (<u>#16</u>)	41 sec		\bigcirc
	-	VHDL-Bitvis	38 sec (<u>#35</u>)	1 mo 7 days (<u>#23</u>)	24 sec		
	<i>-</i>	VHDL-CRC	3 mo 1 day (<u>#12</u>)	1 min 3 sec (#13)	5,5 sec		(2)
	<i>-</i>	VHDL-SHA	N/A	52 sec (<u>#5</u>)	6,2 sec		(2)



Results

Precise debugging information

Test Result



110 tests (±0) Took 0 ms.



All Failed Tests

Test Name	Duration	Age
>>> 2014.12.03 - 14.22 - NRVOYGJC.0114 - SBI check(A:x"1", x"FF")	0.0	4
>>> 2014.12.03 - 14.22 - NRVOYGJC.0115 - SBI check(A:x"0", x"FF")	0.0	4
>>> 2014.12.03 - 14.22 - NRVOYGJC.0116 - SBI check(A:x"4", x"FF")	0.0	4

All Tests

Package	Duration	Fail	(diff)	Skip	(diff)	Total	(diff)
2014.12.03 - 14	0 ms	3	+3	0		110	+110



Future work

- Wider, better tool support
- Lexical analysis
 - Automated partitioning
 - Smart test bench generation
- Adapted CI tool
 - Specific needs of hardware development



Conclusion

- Software methods are applicable if:
 - Tailored to development needs
 - Integrated with existing methods
- The framework provided:
 - ► Fasier to read code
 - Precise debugging information
 - Eliminated single point of failure



End

Thanks for your attention!

Questions?



- - VHDL
 - Testing and problems
 - Software development techniques
- - VHDL testing framework
 - Using the framework
 - Automation
- - Results
 - Future work
 - Conclusion
- Demo



Demo

Demo

