
== Synthesis Summary Report of 'moller_hls'

+ General Information:

* Date: Fri Jul 14 11:28:54 2023

* Version: 2023.1 (Build 3854077 on May 4 2023)

* Project: LargeData

* Solution: wPragmas (Vivado IP Flow Target)

* Product family: kintex7

* Target device: xc7k160t-fbg484-1

+ Performance & Resource Estimates:

PS: '+' for module; 'o' for loop; '*' for dataflow

```
+------
                       | Issue|
                              | Latency | Latency | Iteration|
          Modules
           & Loops
Pipelined| BRAM | DSP| FF | LUT | URAM|
+------
  |+ moller_hls
                           - | 0.18 | 354 | 3.540e+03 |
                                                -|
                                                   355
                                                         -|
no| 4 (~0%)| -| 4230 (2%)| 11221 (11%)|
  | + make event
                           -| 6.45|
                                   0
                                        0.000
                                                -|
                                                         - |
                31 (~0%)|
  -| -|
                                        0.000|
                                                - | 0|
                                                         -|
                           -| 6.45|
                                  0|
  + make_event
  - | - |
             -| 31 (~0%)|
  + moller_hls_Pipeline_VITIS_LOOP_71_4
                           - | 0.18|
                                  227| 2.270e+03|
                                                - | 227 | - |
no| 2 (~0%)| -| 500 (~0%)| 1269 (1%)|
                                   225| 2.250e+03|
  o VITIS_LOOP_71_4
                           -| 7.30|
                                                3 |
                                                    1 224
yes|
    -| -|
                         -|
  | + moller_hls_Pipeline_VITIS_LOOP_133_1 |
                           -| 4.06|
                                   10 100.000
                                                -|
                                                    10|
                                                         - [
   -| -| 14 (~0%)| 115 (~0%)|
  o VITIS_LOOP_133_1
                           - | 7.30
                                   8|
                                       80.000
                                                1|
                                                     1|
                                                         8|
+------
```

== HW Interfaces

* AP_FIFO

Interface	+ Direction	++ Data Width
s_fadc_hits s_ring_all_t s_ring_trigger s_trigger	out out out out out	3584 512 8 64

* Other Ports

+	 Mode	Direction	 Bitwidth	-
energy_threshold ring_threshold	—	•	13 16	

* TOP LEVEL CONTROL

Interface	Type	Ports	
ap_clk	•	·	

1 of 3 7/14/2023, 11:31 AM

	reset	
ap_ctrl	ap_ctrl_hs	<pre>ap_done ap_idle ap_ready ap_start </pre>
—		
•		·

== SW I/O Information

* Ton Eunction Anguments

* Top Function Arguments

+	L	- +
Argument	Direction	Datatype
energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	in in in out out out	<pre> ap_uint<13> ap_uint<16> stream<fadc_hits_t, 0="">& stream<trigger_t, 0="">& stream<trigger_t, 0="">& stream<ring_trigger_t, 0="">& stream<ring_all_t, 0="">& stream</ring_all_t,></ring_trigger_t,></trigger_t,></trigger_t,></fadc_hits_t,></pre>

* SW-to-HW Mapping

Argument	44	L	L L
<pre>ring_threshold ring_threshold port s_fadc_hits s_fadc_hits interface s_trigger s_trigger interface s_ring_trigger s_ring_trigger interface </pre>	Argument	HW Interface	HW Type
	ring_threshold s_fadc_hits s_trigger s_ring_trigger	ring_threshold s_fadc_hits s_trigger s_ring_trigger	port interface interface interface

== Bind Op Report

Name	+ DSP	Pragma	Variable	Op	+ Impl	Latency	+
+ moller_hls + moller_hls_Pipeline_VITIS_LOOP_71_4 add_ln71_fu_755_p2 allr_e_8_fu_960_p2 allr_nhits_8_fu_998_p2 + moller_hls_Pipeline_VITIS_LOOP_133_1 add_ln133_fu_137_p2	0 0 - - - 0 -	 	 add_ln71 allr_e_8 allr_nhits_8 add_ln133	 add add add 	 fabric fabric fabric fabric	 0 0 0 	+

== Bind Storage Report

	•				1			
	+ Name _atency	BRAM			Variable	Storage		
-	 + + moller_hls	_	0		+ 			•
	arr_event_e_U	1	-	1	arr_event_e	ram_t2p	auto 1	
	arr_event_t_U	-	-		arr_event_t	ram_t2p	auto 1	
	fadc_hits_pre_e_U	1	-		fadc_hits_pre_e	ram_t2p	auto 1	
	fadc_hits_pre_t_U	-	-		fadc_hits_pre_t	ram_t2p	auto 1	
	+ moller_hls_Pipeline_VITIS_LOOP_71_4	2	0	1	1	1	l I	
	arr_chan_map_DET_ID_U	-	-	1	arr_chan_map_DET_ID	rom_1p	auto 1	
	 arr_chan_map_SEG_NUM_U	1	-	1	arr_chan_map_SEG_NUM	rom_1p	auto 1	

2 of 3 7/14/2023, 11:31 AM

i	SUB_ELEMENT_U				arr_chan_map	 		1
+		•		,,		,	,	
=== Pragma Report			=====	======				
* Valid Pragma Syn	======================================				-+	 		
Type	Options	+			Location	 		
array_partition /moller_hls.cpp:52 array_partition	dim=1 type=complete v in moller_hls, time_bi dim=1 type=complete v in moller_hls, allr.r in moller_hls	+ variable itmap.tr	=time_b ig	itmap.trig	//.	itis/Large	erDataSet	

3 of 3