
== Synthesis Summary Report of 'moller_hls'

+ General Information:

* Date: Fri Jul 14 12:19:30 2023

* Version: 2023.1 (Build 3854077 on May 4 2023)

* Project: LargeData

* Solution: wPragmas (Vivado IP Flow Target)

* Product family: kintex7

* Target device: xc7k160t-fbg484-1

+ Performance & Resource Estimates:

PS: '+' for module; 'o' for loop; '*' for dataflow

```
+------
                       | Issue|
                               | Latency | Latency | Iteration|
          Modules
           Mouu___
                    & Loops
Pipelined| BRAM | DSP| FF | LUT | URAM|
+------
  |+ moller_hls
                           - | 0.18 | 354 | 3.540e+03
                                                 -|
                                                    355
                                                          - [
no| 4 (~0%)| -| 4230 (2%)| 11221 (11%)|
  | + make event
                            -| 6.45|
                                   0
                                         0.000
                                                 -|
                                                          - |
                 31 (~0%)|
  -| -|
                                         0.000|
                                                 - | 0|
                                                          -|
                            -| 6.45|
                                   0|
  + make_event
   - | - |
              -| 31 (~0%)|
  + moller_hls_Pipeline_VITIS_LOOP_71_4
                            - | 0.18|
                                   227| 2.270e+03|
                                                 - | 227 | - |
no| 2 (~0%)| -| 500 (~0%)| 1269 (1%)|
                                   225| 2.250e+03|
  o VITIS_LOOP_71_4
                           -| 7.30|
                                                 3 |
                                                     1 224
yes|
    -| -|
                         -|
  | + moller_hls_Pipeline_VITIS_LOOP_133_1 |
                           -| 4.06|
                                   10 100.000
                                                 -|
                                                      10
                                                          - [
   -| -| 14 (~0%)| 115 (~0%)|
                           -| 7.30|
  o VITIS_LOOP_133_1
                                    8
                                       80.000
                                                 1|
                                                     1|
                                                          8|
+------
```

== HW Interfaces

* AP_FIFO

+	4	
Interface	Direction	Data Width
s_fadc_hits s_ring_all_t s_ring_trigger s_trigger	out out out out	3584 512 8 64

* Other Ports

+	 Mode	Direction	 Bitwidth	-
energy_threshold ring_threshold	—	•	13 16	

* TOP LEVEL CONTROL

Interface	Туре	Ports
ap_clk		•

1 of 3 7/14/2023, 12:20 PM

	reset	
ap ctrl	ap ctrl hs	ap_done ap_idle ap_ready ap_start
—		·
	•	

== SW I/O Information

______ * Top Function Arguments

<u> </u>	
<pre> energy_threshold in</pre>	·& _t, 0>&

* SW-to-HW Mapping

+	L	L -	L
Argument	HW Interface	HW Type	
energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	port port interface interface interface interface	

== Bind Op Report

+ Name	DSP	Pragma	+ Variable	Ор	Impl	Latency
+ moller_hls + moller hls Pipeline VITIS LOOP 71 4	0 0					
add_ln71_fu_755_p2	-		add_ln71	add	fabric	0
allr_e_8_fu_960_p2	! -		allr_e_8	add	fabric	0
allr_nhits_8_fu_998_p2	- 0		allr_nhits_8	add	fabric	0
+ moller_hls_Pipeline_VITIS_LOOP_133_1 add_ln133_fu_137_p2	-		 add_ln133	add	 fabric	 0

== Bind Storage Report

_			. _			.		
-	+ Name .atency	BRAM	URA	· ΔΜ	Pragma	Variable	Storage	Impl
-	 -+ + moller_hls	4	0	+		 I		
	arr_event_e_U	1	-	I		arr_event_e	ram_t2p	auto 1
	arr_event_t_U	-	-	I		arr_event_t	ram_t2p	auto 1
	fadc_hits_pre_e_U	1	-	- 1		fadc_hits_pre_e	ram_t2p	auto 1
	fadc_hits_pre_t_U	-	-	- 1		fadc_hits_pre_t	ram_t2p	auto 1
	+ moller_hls_Pipeline_VITIS_LOOP_71_4	2	0	- 1		I	I	1 1
	arr_chan_map_DET_ID_U	-	-	I		arr_chan_map_DET_ID	rom_1p	auto 1
	arr chan man SEG NUM U	1	1 -	1		l arr chan man SEG NUM	l rom 1n	l auto l 1

7/14/2023, 12:20 PM 2 of 3

 arr_chan_map __ 	SUB_ELEMENT_U				_							1
+			.,	,	*				, , , , , , , , , , , , , , , , , , , ,			
======================================		======										
* Valid Pragma Syr	:=====================================				+							
Type	Options	+			Lo	cation						
array_partition /moller_hls.cpp:52 array_partition	dim=1 type=complete in moller_hls, time_b dim=1 type=complete in moller_hls, allr.r	itmap.tr	ig ¯			· / /	./Docu	uments/\	/itis/Lar /itis/Lar /itis/Lar	gerDa	taSet	

3 of 3