
== Synthesis Summary Report of 'moller_hls'

+ General Information:

* Date: Fri Jul 14 13:07:47 2023

* Version: 2023.1 (Build 3854077 on May 4 2023)

* Project: LargeData

* Solution: wPragmas (Vivado IP Flow Target)

* Product family: kintex7

* Target device: xc7k160t-fbg484-1

+ Performance & Resource Estimates:

PS: '+' for module; 'o' for loop; '*' for dataflow

```
+------
                       | Issue|
                              | Latency | Latency | Iteration|
          Modules
           MOuu±.
                    & Loops
Pipelined| BRAM | DSP| FF | LUT | URAM|
+------
  |+ moller_hls
                           - | 0.18 | 354 | 3.540e+03 |
                                                -|
                                                    355
                                                         -|
no| 4 (~0%)| -| 4230 (2%)| 11221 (11%)|
  | + make event
                           -| 6.45|
                                   0
                                        0.000
                                                -|
                                                         - |
                31 (~0%)|
  -| -|
                                        0.000|
                                                - | 0|
                                                         -|
                           -| 6.45|
                                   0|
  + make_event
  - | - |
              -| 31 (~0%)|
  + moller_hls_Pipeline_VITIS_LOOP_71_4
                           - | 0.18|
                                  227| 2.270e+03|
                                                - | 227 | - |
no| 2 (~0%)| -| 500 (~0%)| 1269 (1%)|
                                   225| 2.250e+03|
  o VITIS_LOOP_71_4
                           -| 7.30|
                                                3 |
                                                     1 224
yes|
    -| -|
                         -|
  | + moller_hls_Pipeline_VITIS_LOOP_133_1 |
                           -| 4.06|
                                   10 100.000
                                                -|
                                                     10|
                                                         -|
   -| -| 14 (~0%)| 115 (~0%)|
  o VITIS_LOOP_133_1
                           - | 7.30
                                   8|
                                       80.000
                                                1|
                                                     1|
                                                          8|
+------
```

== HW Interfaces

* AP_FIFO

Interface	+ Direction	++ Data Width
s_fadc_hits s_ring_all_t s_ring_trigger s_trigger	out out out out out	3584 512 8 64

* Other Ports

+	 Mode	Direction	 Bitwidth	-
energy_threshold ring_threshold	—	•	13 16	

* TOP LEVEL CONTROL

Interface	Type	+	
:	clock	:	

1 of 3 7/14/2023, 1:11 PM

	reset	
ap_ctrl	ap_ctrl_hs	ap_done ap_idle ap_ready ap_start
	– –	

_____ * Top Function Arguments

Argument	Direction	Datatype
energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	in in in out out out	ap_uint<13> ap_uint<16> stream <fadc_hits_t, 0="">& stream<tri>tream<trigger_t, 0="">& stream<rirg_trigger_t, 0="">& stream<rirg_trigger_t, 0="">& stream<rirg_all_t, 0="">& </rirg_all_t,></rirg_trigger_t,></rirg_trigger_t,></trigger_t,></tri></fadc_hits_t,>

* SW-to-HW Mapping

Argument	-	L	L	L L
<pre>ring_threshold ring_threshold port s_fadc_hits s_fadc_hits interface s_trigger s_trigger interface s_ring_trigger s_ring_trigger interface </pre>		Argument	HW Interface	HW Type
		ring_threshold s_fadc_hits s_trigger s_ring_trigger	ring_threshold s_fadc_hits s_trigger s_ring_trigger	port interface interface interface

== Bind Op Report

Name	DSP	Pragma	+ Variable	+ Op	+ Impl	Latency
+ moller_hls + moller_hls_Pipeline_VITIS_LOOP_71_4 add_ln71_fu_755_p2	0 0 -	 	 add ln71	 add	 fabric	
allr_e_8_fu_960_p2 allr_nhits_8_fu_998_p2	- -		allr_e_8 allr_nhits_8	add add	fabric fabric	0 0
+ moller_hls_Pipeline_VITIS_LOOP_133_1 add_ln133_fu_137_p2	0 -		 add_ln133	 add	 fabric	

== Bind Storage Report

±	-			-	L	
+ Name Latency	BRAM	URAM	Pragma	Variable	Storage	Impl
+ + moller_hls	4	0	I	 		
arr_event_e_U	1	-		arr_event_e	ram_t2p	auto 1
arr_event_t_U	-	-		arr_event_t	ram_t2p	auto 1
fadc_hits_pre_e_U	1	-		fadc_hits_pre_e	ram_t2p	auto 1
fadc_hits_pre_t_U	-	-		fadc_hits_pre_t	ram_t2p	auto 1
+ moller_hls_Pipeline_VITIS_LOOP_71_4	2	0		I	1	1
arr_chan_map_DET_ID_U	-	-		arr_chan_map_DET_ID	rom_1p	auto 1
 arr_chan_map_SEG_NUM_U	1	-		arr_chan_map_SEG_NUM	rom_1p	auto 1

7/14/2023, 1:11 PM 2 of 3

	arr_chan_map_	_SUB_ELEMENT_U	1				_SUB_ELEMENT			1
+				,				T	,	
==== == P	======== ragma Report	:==========		======	======					
	======== lid Pragma Syr 	:=======: itax +				-+				
 Ty 		Options	+			Location				
		+	+							
/mol ar /mol un /mol	ler_hls.cpp:52 ray_partition ler_hls.cpp:54 roll ler_hls.cpp:65	dim=1 type=complete \ ! in moller_hls, time_bi dim=1 type=complete \ ! in moller_hls, allr.r ! in moller_hls	itmap.tr	ig _		//.	./Documents/V ./Documents/V ./Documents/V	itis/Large	rDataSet	
		+	+			-+				

3 of 3