\_\_\_\_\_\_

== Synthesis Summary Report of 'moller\_hls'

\_\_\_\_\_\_

+ General Information:

\* Date: Fri Jul 14 12:53:03 2023

\* Version: 2023.1 (Build 3854077 on May 4 2023)

\* Project: LargeData \* Solution: wPragmas (Vivado IP Flow Target)

\* Product family: kintex7

\* Target device: xc7k160t-fbg484-1

## + Performance & Resource Estimates:

PS: '+' for module; 'o' for loop; '\*' for dataflow

```
+------
                          | Issue|
                                  | Latency | Latency | Iteration|
           Modules
             Mouu__
                       | | Type | Slack| (cycles)| (ns) | Latency | Interval| Count|
            & Loops
Pipelined| BRAM | DSP| FF | LUT | URAM|
+------
                                      354 3.540e+03
  |+ moller_hls
                              - | 0.18|
                                                      -|
                                                         355
                                                                - [
no| 4 (~0%)| -| 4230 (2%)| 11221 (11%)|
  | + make event
                              - | 6.45
                                             0.000
                                                      - |
                                                                - |
  -| -|
                   31 (~0%)|
                                             0.000|
                                                      - | 0|
                                                                -|
                              -| 6.45|
                                       0|
  + make_event
   -Ī -Ī
                -| 31 (~0%)|
  + moller_hls_Pipeline_VITIS_LOOP_71_4
                              - | 0.18|
                                      227 | 2.270e+03|
                                                      - | 227 | - |
no | 2 (~0%) | - | 500 (~0%) | 1269 (1%) |
                              -| 7.30|
                                       225| 2.250e+03|
  o VITIS_LOOP_71_4
                                                      3 |
                                                           1 224
yes|
    -1 -1
                            -|
                                                      -|
  | + moller_hls_Pipeline_VITIS_LOOP_133_1 |
                              -| 4.06|
                                       10 100.000
                                                           10
                                                                - [
    -| -| 14 (~0%)| 115 (~0%)|
                              -| 7.30|
  o VITIS_LOOP_133_1
                                        8
                                            80.000
                                                      1|
                                                           1|
                                                                8|
+------
```

## == HW Interfaces

\_\_\_\_\_\_

# \* AP\_FIFO

<b>+</b>	<b>4</b>	
Interface	Direction	Data Width
s_fadc_hits   s_ring_all_t   s_ring_trigger   s_trigger	out   out   out   out	3584     512     8     64

## \* Other Ports

+	   Mode	Direction	   Bitwidth	-
energy_threshold ring_threshold	—	•	13     16	

# \* TOP LEVEL CONTROL

+	<b></b>	++
Interface	, ,,	Ports
l ap clk		

1 of 3 7/14/2023, 12:54 PM

	reset	
ap ctrl	ap ctrl hs	ap_done ap_idle ap_ready ap_start
—		·
	•	

## == SW I/O Information

\_\_\_\_\_\_ \* Top Function Arguments

Argument	Direction	Datatype
energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	in in in out out	ap_uint<13> ap_uint<16> stream <fadc_hits_t, 0="">&amp; stream<trigger_t, 0="">&amp; stream<rrigger_t, 0="">&amp; stream<rring_trigger_t, 0="">&amp; stream<rring_all_t, 0="">&amp;</rring_all_t,></rring_trigger_t,></rrigger_t,></trigger_t,></fadc_hits_t,>

# \* SW-to-HW Mapping

<b>_</b>	<b>+</b>	
Argument	HW Interface	HW Type
energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	port   port   interface   interface   interface   interface

## == Bind Op Report

Name	DSP	+   Pragma	+   Variable	0p	Impl	Latency
+ moller_hls   + moller hls Pipeline VITIS LOOP 71 4	0   0					
add_ln71_fu_755_p2	-		add_ln71	add	fabric	0
allr_e_8_fu_960_p2	-		allr_e_8	add	fabric	0
allr_nhits_8_fu_998_p2   + moller_hls_Pipeline_VITIS_LOOP_133_1	-   0	] 	allr_nhits_8 	add	fabric 	0 
add_ln133_fu_137_p2	-		add_ln133	add	fabric	0

## == Bind Storage Report

\_\_\_\_\_

L	+	+	+		+	L	_
-+   Name _atency	BRAM	URAM	Pragma	Variable	Storage	Impl	_
+   + moller_hls	4	0	I	· I	I	· · ·	
arr_event_e_U	1	-		arr_event_e	ram_t2p	auto   1	
arr_event_t_U	-	-		arr_event_t	ram_t2p	auto   1	
fadc_hits_pre_e_U	1	-		fadc_hits_pre_e	ram_t2p	auto   1	
fadc_hits_pre_t_U	-	-		fadc_hits_pre_t	ram_t2p	auto   1	
+ moller_hls_Pipeline_VITIS_LOOP_71_4	2	0		I	I	1 1	
arr_chan_map_DET_ID_U	-	-		arr_chan_map_DET_ID	rom_1p	auto   1	
arr_chan_map_SEG_NUM_U	1	-	I	arr_chan_map_SEG_NUM	rom_1p	auto   1	

7/14/2023, 12:54 PM 2 of 3

   arr_chan_map_SUB_EL 	_					_SUB_ELEMENT			1
+				т			+	TT-	
======================================	=======================================	======	=====	======					
* Valid Pragma Syntax			=====						
Type   Opti	ons	+			Location				
array_partition   dim= /moller_hls.cpp:52 in mo   array_partition   dim= /moller_hls.cpp:54 in mo   unroll   /moller_hls.cpp:65 in mo	1 type=complete value va	+ ariable= tmap.tri	g   _	itmap.trig	///		itis/Large	rDataSet	

3 of 3