```
______
== Vivado RTL Synthesis Results
______
+ General Information:
  * Date: Fri Jul 14 11:35:18 -0400 2023

* Version: 2023.1 (Build 3854077 on May 4 2023)

* Project: LargeData

* Solution: wPragmas (Vivado IP Flow Target)
  * Product family: kintex7
  * Target device: xc7k160t-fbg484-1
== Run Constraints & Options
______
+ Design Constraints & Options:
  * RTL Synthesis target clock: 10 ns
  * KIL Synthesis target clock:
                     10 ns
  * C-Synthesis uncertainty:
+ RTL Synthesis Options:
  * config_export -vivado_synth_strategy:
                              default
  * config_export -vivado_synth_design_args: -directive sdx_optimization_effort_high
+ Reporting Options:
  * config_export -vivado_report_level:
  * config_export -vivado_max_timing_paths: 10
______
== RTL Synthesis Resource Summary
______
LUT:
          4556
FF:
          4215
DSP:
          5
BRAM:
URAM:
SRL:
______
== RTL Synthesis Timing Summary
_____
* Timing was met
+----+
| Timing | Period (ns) |
| Target | 10.000 |
| Post-Synthesis | 5.047
______
== RTL Synthesis Resources
| LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl |
Latency | Variable
                     Source
     | 4556 | 4215 |
  (inst)
                                    | 23 | 3704 |
                                                arr_event_e_U
                                    | 1581 |
                                           | 1
                                                1
   bind_storage ram_t2p
                                                                   | auto | 1
                  ../../../Documents/Vitis/LargerDataSet/moller_hls.cpp:55 |
 arr_event_e
  arr_event_t_U
                                    | 521 | | 1 |
   bind_storage ram_t2p
                                                | auto | 1
```

1 of 4 7/14/2023, 11:38 AM

| 1 | arr_event_t                  | ///Documents/Vitis            | /Lar | rgerD | ataSet | /molle | r_hls | .cpp:55 | l              |     |     |     |     |
|---|------------------------------|-------------------------------|------|-------|--------|--------|-------|---------|----------------|-----|-----|-----|-----|
| ĺ | fadc_hits_pre_e_U            |                               | 1    | L494  |        | 1      | 1     |         |                | - 1 |     |     |     |
| ļ |                              |                               |      |       |        |        |       |         | Ι.             |     |     |     |     |
| ļ | bind_storage ram_t2p         |                               | -    |       |        | 1      |       |         | .              | ı   | a   | uto | 1   |
| ! | fadc_hits_pre_e              |                               |      | - 4.2 |        |        |       |         | ١,             |     |     |     |     |
| - | <pre>fadc_hits_pre_t_U</pre> | ı                             | 6    | 543   | I      | ı      | 1     | ı       | . '            | ı   | ı   |     | l   |
| ¦ | bind storage ram t2p         |                               | ı    |       | I      | 1      | 1     | 1       | ' <sub>1</sub> | 1   | l a | uto | l 1 |
| i | fadc_hits_pre_t              |                               | '    |       | 1      | '      | '     | '       | ι'             | '   | , ~ |     | ' - |
| j |                              | _VITIS_LOOP_133_1_fu_7515     | 2    | 20    | 14     | 1      |       | 1       | · 1            | 1   | - 1 |     |     |
| ĺ |                              |                               |      |       |        |        |       |         | 1              |     |     |     |     |
| ļ | (grp_moller_hls_Pipel:       | ine_VITIS_LOOP_133_1_fu_7515) |      |       | 12     |        |       |         | .              |     |     |     |     |
| - | ll bl- Bili                  | <br>                          |      | 74    | 1 407  |        | 1 4   |         | ١,             |     |     |     |     |
| ŀ | grp_moller_nls_Pipeline      | _VITIS_LOOP_71_4_fu_7469      | 4    | 274   | 497    | ı      | 1     | ı       | , '            | I   | ı   |     | l   |
| ł | (grn moller hls Pinel        | ine VITIS LOOP 71 4 fu 7469)  | 1 2  | 248   | l 489  | 1      | 1     | 1       | ' 1            | 1   | 1   |     | I   |
| i | (8. b=o=1e. =1o=. 1be1.      | <br>                          | ' -  | 0     | 1 .02  | '      | ' -   | '       | ι'             | '   | '   | '   | '   |
| i | arr_chan_map_DET_ID_U        | •                             | 3    | 3     | 3      | 1      | 1     | 1       | · 1            | - 1 | 1   |     | I   |
| ĺ |                              |                               |      |       |        |        |       |         | 1              |     |     |     |     |
| ļ | bind_storage rom_1p          |                               |      |       |        |        |       |         | .              | - 1 | a   | uto | 1   |
| ļ | arr_chan_map_DET_ID          |                               |      |       |        |        |       |         | ١.             |     |     |     |     |
| ļ | arr_chan_map_SUB_ELEM        | ENT_U                         | 3    | 3     | 3      | ı      | -     | I       | .              | ı   | ı   |     | l   |
| ŀ | bind storage rom 1p          |                               | 1    |       | 1      | 1      | 1     | 1       | ١,             | 1   | ١., | uto | l 1 |
| ł | arr_chan_map_SUB_ELEMENT     | 1                             | ı    |       | ı      | 1      | ı     | ı       | , '            | 1   | a   | uto | Ι + |
| i | flow_control_loop_pipe       | e sequential init U           | 2    | 20    | 2      | 1      | 1     | 1       | ' ı            | 1   | 1   |     | I   |
| i |                              |                               | ' -  |       | ' -    | '      | '     | '       | ι' .           | '   | '   |     | '   |
| + |                              |                               | -+   |       | +      | -+     | -+    | +       | +              | +   | +   |     | +   |
| _ | +                            | +                             |      |       |        |        |       |         |                | -+  |     |     |     |

\_\_\_\_\_

\_\_\_\_\_

## == RTL Synthesis Fail Fast

| +   | +            |        | ++     |
|---|--------------|--------|--------|
| Criteria  | Guideline    | Actual | Status |
| LUT   | 70%          | 4.49%  | OK     |
| FD  | 50%          | 2.08%  | l ok   |
| LUTRAM+SRL  | 25%          | 0.00%  | і ок і |
| MUXF7   | 15%          | 0.10%  | і ок і |
| DSP   | 80%          | 0.00%  | ј ок ј |
| RAMB/FIFO   | 80%          | 0.77%  | ј ок ј |
| DSP+RAMB+URAM (Avg)                                       | 70%          | 0.77%  | ј ок ј |
| BUFGCE* + BUFGCTRL  | 24           | 0      | ј ок ј |
| DONT_TOUCH (cells/nets)                                   | 0            | 0      | ок     |
| MARK_DEBUG (nets)   | 0            | 0      | ок     |
| Control Sets  | 1901         | 14     | ок     |
| Average Fanout for modules > 100k cells                   | 4            | 0      | ок     |
| Non-FD high fanout nets > 10k loads                       | 0            | 0      | ок     |
| TIMING-6 (No common primary clock between related clocks) | 0            | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0            | 0      | і ок і |
| TIMING-8 (No common period between related clocks)        | 0            | 0      | ок ј   |
| TIMING-14 (LUT on the clock tree)                         | 0            | 0      | ок ј   |
| TIMING-35 (No common node in paths with the same clock)   | 0            | 0      | OK     |
| Number of paths above max LUT budgeting (0.575ns)         | 0            | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0            | 0      | ок ј   |
| +   | <del>-</del> |        | +      |

\_\_\_\_\_

## == RTL Synthesis Timing Paths

-----

\* Timing was met

| Path   SLACK   STARTPOINT PIN   ENDPOINT PIN   LOGIC LEVELS   MAX FANO DATAPATH DELAY   DATAPATH LOGIC   DATAPATH NET |                                   |
|---|-----------------------------------|
|   | T PIN   LOGIC LEVELS   MAX FANOUT |
| DELAY   |                                   |

2 of 4 7/14/2023, 11:38 AM

6 |

6 |

6 l

15 |

15 |

15 |

15 |

15 |

```
| Path1 | 4.953 | fadc_hits_t_207_reg_14918_reg[2]/C | arr_event_e_U/ram_reg/DIBDI[0] |
               0.699 | 3.655 |
4.354
| Path2 | 4.953 | fadc_hits_t_207_reg_14918_reg[2]/C | arr_event_e_U/ram_reg/DIBDI[10] |
4.354 |
               0.699 | 3.655 |
| Path3 | 4.953 | fadc_hits_t_207_reg_14918_reg[2]/C | arr_event_e_U/ram_reg/DIBDI[11] |
               0.699 | 3.655 |
4.354 |
| Path4 | 4.953 | fadc_hits_t_207_reg_14918_reg[2]/C | arr_event_e_U/ram_reg/DIBDI[12] |
4.354 | 0.699 | 3.655 |
| Path5 | 4.953 | fadc_hits_t_207_reg_14918_reg[2]/C | arr_event_e_U/ram_reg/DIBDI[1] |
4.354 | 0.699 | 3.655 |
                                     | Primitive Type
    | Path1 Cells
     fadc_hits_t_207_reg_14918_reg[2] | FLOP_LATCH.flop.FDRE |
     fadc_hits_pre_e_U/ram_reg_i_43 | LUT.others.LUT6
                                     BMEM.bram.RAMB18E1
    arr_event_e_U/ram_reg
    | Path2 Cells
                                     | Primitive Type
     -----+-----
     fadc_hits_t_207_reg_14918_reg[2] | FLOP_LATCH.flop.FDRE |
                                   LUT.others.LUT6
     arr_event_e_U/ram_reg_i_1914
     arr_event_e_U/ram_reg_i_1473
                                     | LUT.others.LUT5
                                    LUT.others.LUT6
     arr_event_e_U/ram_reg_i_727
     arr_event_e_U/ram_reg_i_353
                                     | LUT.others.LUT5
     arr_event_e_U/ram_reg_i_144
                                     | LUT.others.LUT6
                                     | LUT.others.LUT6
     fadc_hits_pre_e_U/ram_reg_i_33
                                     BMEM.bram.RAMB18E1
     arr_event_e_U/ram_reg
    | Path3 Cells
                                     | Primitive Type
     fadc_hits_t_207_reg_14918_reg[2] | FLOP_LATCH.flop.FDRE |
                                   LUT.others.LUT6
     arr_event_e_U/ram_reg_i_1914
     arr_event_e_U/ram_reg_i_1473
                                     | LUT.others.LUT5
     arr_event_e_U/ram_reg_i_727 | LUT.others.LUT6
arr_event_e_U/ram_reg_i_353 | LUT.others.LUT5
arr_event_e_U/ram_reg_i_144 | LUT.others.LUT6
     fadc_hits_pre_e_U/ram_reg_i_32
                                     | LUT.others.LUT6
    arr_event_e_U/ram_reg
                                     BMEM.bram.RAMB18E1
    | Path4 Cells
                                     | Primitive Type
    | fadc_hits_t_207_reg_14918_reg[2] | FLOP_LATCH.flop.FDRE |
     arr_event_e_U/ram_reg_i_1914 | LUT.others.LUT6
     arr_event_e_U/ram_reg_i_1473
                                     | LUT.others.LUT5
     arr_event_e_U/ram_reg_i_727 | LUT.others.LUT6
arr_event_e_U/ram_reg_i_353 | LUT.others.LUT5
arr_event_e_U/ram_reg_i_144 | LUT.others.LUT6
    | fadc_hits_pre_e_U/ram_reg_i_31
                                     | LUT.others.LUT6
                                     BMEM.bram.RAMB18E1
    arr_event_e_U/ram_reg
    Path5 Cells
                                     | Primitive Type
    | fadc_hits_t_207_reg_14918_reg[2] | FLOP_LATCH.flop.FDRE |
     arr_event_e_U/ram_reg_i_1914 | LUT.others.LUT6
     arr_event_e_U/ram_reg_i_1473
                                     | LUT.others.LUT5
    arr_event_e_U/ram_reg_i_727
                                     | LUT.others.LUT6
```

3 of 4 7/14/2023, 11:38 AM

| arr_event_e_U/ram_reg_i_353    | LUT.others.LUT5    |
|--------------------------------|--------------------|
| arr_event_e_U/ram_reg_i_144    | LUT.others.LUT6    |
| fadc_hits_pre_e_U/ram_reg_i_42 | LUT.others.LUT6    |
| arr_event_e_U/ram_reg          | BMEM.bram.RAMB18E1 |
| +                              | +                  |

-- DTL Cunthosis Vivado Bononts

== RTL Synthesis Vivado Reports

\_\_\_\_\_

| Report Type  | Report Location  |
|--|--|
| design_analysis<br>  failfast<br>  timing<br>  timing_paths<br>  utilization<br>  utilization_hierarchical | <pre>impl/verilog/report/moller_hls_design_analysis_synth.rpt impl/verilog/report/moller_hls_failfast_synth.rpt impl/verilog/report/moller_hls_timing_synth.rpt impl/verilog/report/moller_hls_timing_paths_synth.rpt impl/verilog/report/moller_hls_utilization_synth.rpt impl/verilog/report/moller_hls_utilization_hierarchical_synth.rpt</pre> |

4 of 4