```
== Synthesis Summary Report of 'moller_hls'
______
+ General Information:
            Fri Jul 14 11:40:49 2023
  * Date:
  * Version:
            2023.1 (Build 3854077 on May 4 2023)
  * Project: LargeData
* Solution: wPragmas (Vivado IP Flow Target)
  * Product family: kintex7
  * Target device: xc7k160t-fbg484-1
+ Performance & Resource Estimates:
  PS: '+' for module; 'o' for loop; '*' for dataflow
     -----
 ----+----+
            Modules
                          | Trip |
             | Type | Slack | (cycles) | (ns) | Latency |
            & Loops
Interval | Count | Pipelined | BRAM | DSP |
                          FF | LUT | URAM|
-+----+
                       | -| 0.18|
                                      354 3.540e+03
  |+ moller hls
355 - no 4 (~0%) | - 4230 (2%) | 11221 (11%) |
                                            0.000
  | + make_event
                             -| 6.45|
             -| -|
0|
  -| no|
                             31 (~0%)
                             -| 6.45|
                                       0|
                                            0.000
  | + make event
   -| no|
               -| -|
                            31 (~0%)
  | + moller_hls_Pipeline_VITIS_LOOP_71_4
                             - 0.18
                                      227 | 2.270e+03|
   -| no| 2 (~0%)| -| 500 (~0%)|
                             1269 (1%)|
                                      - |
  o VITIS_LOOP_71_4
                             - | 7.30
                                      225 | 2.250e+03|
                                                     3 |
               - | - |
  224| yes|
100.000
                                       10|
  o VITIS_LOOP_133_1
                              - 7.30
                                       8
                                           80.000
                                                     1
1
    8|
         yes|
 -----
== HW Interfaces
+----+
s fadc hits | out
                3584
                512
| s_ring_all_t | out
| s_ring_trigger | out
                l 8
| s_trigger | out
                64
* Other Ports
+----+
```

1 of 3 7/14/2023, 11:58 AM

•	Port		Direction	•	•
İ	energy_threshold ring_threshold	ap_none	in	:	

## \* TOP LEVEL CONTROL

Interface	Type	Ports
ap_clk   ap_rst   ap_ctrl	•	ap_clk   ap_rst   ap_done ap_idle ap_ready ap_start

-----

## == SW I/O Information

\_\_\_\_\_

## \* Top Function Arguments

Argument	+	· <del>+</del>	+	+
<pre>ring_threshold   in</pre>	Argument	Direct:	ion   Datatype	
	ring_thresh s_fadc_hits s_trigger s_ring_trig	nold   in ;   in   out gger   out	ap_uint<16>   stream <fadc_hits_t, 0="">&amp;   stream<trigger_t, 0="">&amp;   stream<ring_trigger_t, 0="">&amp;</ring_trigger_t,></trigger_t,></fadc_hits_t,>	·             +

\* SW-to-HW Mapping

4	L	LL
Argument	HW Interface	HW Type
energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	port   port   interface     interface     interface

\_\_\_\_\_\_

## == Bind Op Report

\_\_\_\_\_

Name	DSP	Pragma	Variable	Op	Impl	Latency
+ moller_hls   + moller_hls_Pipeline_VITIS_LOOP_71_4   add_ln71_fu_755_p2   allr_e_8_fu_960_p2   allr_nhits_8_fu_998_p2   + moller_hls_Pipeline_VITIS_LOOP_133_1   add_ln133_fu_137_p2	0   0   -   -   0	         	     add_ln71   allr_e_8   allr_nhits_8     add_ln133	     add   add   add	   fabric   fabric   fabric     fabric	     0   0   0

\_\_\_\_\_

2 of 3 7/14/2023, 11:58 AM

<sup>==</sup> Bind Storage Report

```
---+----+
                      | BRAM | URAM | Pragma | Variable
Storage | Impl | Latency |
+-----
--+----+
+ moller hls
                      | 4
  arr_event_e_U
                                  arr_event_e
ram_t2p | auto | 1
                                  arr event t
arr_event_t_U
ram_t2p | auto | 1
                      | 1
                                  | fadc_hits_pre_e
 fadc_hits_pre_e_U
ram_t2p | auto | 1
                                  | fadc_hits_pre_t
 fadc_hits_pre_t_U
ram_t2p | auto | 1
 + moller_hls_Pipeline_VITIS_LOOP_71_4 | 2
  arr_chan_map_DET_ID_U
                                  arr_chan_map_DET_ID
rom_1p | auto | 1 |
 arr_chan_map_SEG_NUM_U
                      | 1
                                  arr_chan_map_SEG_NUM
rom_1p | auto | 1 |
                                  arr_chan_map_SUB_ELEMENT |
arr_chan_map_SUB_ELEMENT_U
                      | 1
rom_1p | auto | 1 |
---+----+
______
== Pragma Report
______
* Valid Pragma Syntax
| Options
                                    Location
 -----+
| array_partition | dim=1 type=complete variable=time_bitmap.trig | ../../../Documents/Vitis
/LargerDataSet/moller_hls.cpp:52 in moller_hls, time_bitmap.trig |
| array_partition | dim=1 type=complete variable=allr.r
                                    | ../../../Documents/Vitis
/LargerDataSet/moller_hls.cpp:54 in moller_hls, allr.r
                                    | ../../../Documents/Vitis
| unroll
/LargerDataSet/moller_hls.cpp:65 in moller_hls
```

3 of 3 7/14/2023, 11:58 AM