```
______
== Vivado RTL Synthesis Results
_____
 General Information:
            Fri Jul 14 13:23:50 -0400 2023
   * Date:
   * Version:
                 2023.1 (Build 3854077 on May 4 2023)
   * Project:
                 LargeData
   * Solution:
                 wPragmas (Vivado IP Flow Target)
   * Product family: kintex7
   * Target device: xc7k160t-fbg484-1
______
== Run Constraints & Options
+ Design Constraints & Options:
   * RTL Synthesis target clock: 10 ns
   * C-Synthesis target clock:
                           10 ns
   * C-Synthesis uncertainty:
+ RTL Synthesis Options:
   * config_export -vivado_synth_strategy:
   * config_export -vivado_synth_design_args: -directive sdx_optimization_effort_high
+ Reporting Options:
   * config_export -vivado_report_level:
   * config_export -vivado_max_timing_paths: 10
== RTL Synthesis Resource Summary
______
             4556
LUT:
             4215
DSP:
BRAM:
             5
URAM:
              0
SRL:
______
== RTL Synthesis Timing Summary
______
* Timing was met
            | Period (ns) |
| Target | 10.000
| Post-Synthesis | 5.047
== RTL Synthesis Resources
______
                                            | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency |
l Name
                   Source
                                            | 4556 | 4215 |
| inst
   (inst)
                                                  3704 |
                                            | 1581 |
                                                            | 1
   arr_event_e_U
                                                                                  | auto | 1
    bind_storage ram_t2p
                   | ../../../Documents/Vitis/LargerDataSet/moller_hls.cpp:55 |
arr_event_e
                                            | 521 |
  arr_event_t_U
                                                           | 1
    bind_storage ram_t2p
                                                                                  | auto | 1
arr_event_t
                   | ../../../Documents/Vitis/LargerDataSet/moller_hls.cpp:55 |
   fadc_hits_pre_e_U
                                            | 1494 |
    bind_storage ram_t2p
                                                                                  | auto | 1
fadc_hits_pre_e
   fadc_hits_pre_t_U
                                            643
    bind_storage ram_t2p
                                                                                  | auto | 1
fadc_hits_pre_t
   grp_moller_hls_Pipeline_VITIS_LOOP_133_1_fu_7515
                                            | 20
                                                 | 14
```

1 of 3 7/14/2023, 1:25 PM

(grp_moller_hls_Pipeline_VITIS_LOOP_133_1_fu_7515)	1	12	I	1	1	I	1	I	I	I
grp_moller_hls_Pipeline_VITIS_LOOP_71_4_fu_7469	274	497	1	1	1	1	1	I	I	l
grp_moller_hls_Pipeline_VITIS_LOOP_71_4_fu_7469)	248	489	1	1	1	1	1	I	I	l
arr_chan_map_DET_ID_U	3	3	1	1	1	1	1	I	I	l
 bind_storage rom_1p arr chan map DET ID		I	1	I	1	1	1	auto	1	l
arr_chan_map_SUB_ELEMENT_U	3	3	I	1	1 '	1	1	I	I	I
bind_storage rom_1p arr chan map SUB ELEMENT		1	I	I	1	1	1	auto	1	l
flow_control_loop_pipe_sequential_init_U	20	2	I	I	l '	I	1		l	I
+	+	-+	-+	-+	+	-+	-+	+	+	+

== RTL Synthesis Fail Fast -----

+	+	+	++
Criteria	Guideline	Actual	Status
+	+ 70%	+ 4.49%	++ I ок I
FD	50%	2.08%	l ok i
LUTRAM+SRL	25%	0.00%	l ok i
MUXF7	15%	0.10%	l ok i
DSP	80%	0.00%	l ok i
RAMB/FIFO	80%	0.77%	i ok i
DSP+RAMB+URAM (Avg)	70%	0.77%	і ок і
BUFGCE* + BUFGCTRL	24	i ø	і ок і
DONT TOUCH (cells/nets)	j ø	j ø	i ok i
MARK_DEBUG (nets)	j ø	j	j ok j
Control Sets	1901	14	j ok j
Average Fanout for modules > 100k cells	4	0	ј ок ј
Non-FD high fanout nets > 10k loads	0	0	ј ок ј
TIMING-6 (No common primary clock between related clocks)	+ 0	+ 0	++ I ок I
TIMING-7 (No common node between related clocks)	0	İø	і ок і
TIMING-8 (No common period between related clocks)	j ø	0	і ок і
TIMING-14 (LUT on the clock tree)	j ø	j	j ok j
TIMING-35 (No common node in paths with the same clock)	0	0	ок
Number of paths above max LUT budgeting (0.575ns)	+ 0	+ 0	++ OK
Number of paths above max Net budgeting (0.403ns)	j ø	j ø	ј ок ј

== RTL Synthesis Timing Paths

Timing	was	met
--------	-----	-----

+		+	+	+	+
+ Path SLACK DATAPATH LOGIC	++ STARTPOINT PIN DATAPATH NET	ENDPOINT PIN	LOGIC LEVELS	MAX FANOUT	DATAPATH DELAY
	DELAY	+	+	 +	 -
Path1 4.953 0.699	++ fadc_hits_t_207_reg_14918_reg[2]/C 3.655	arr_event_e_U/ram_reg/DIBDI[0]	6	15	4.354
Path2 4.953 0.699	fadc_hits_t_207_reg_14918_reg[2]/C 3.655	arr_event_e_U/ram_reg/DIBDI[10]	6	15	4.354
Path3 4.953 0.699	<pre>fadc_hits_t_207_reg_14918_reg[2]/C 3.655 </pre>	arr_event_e_U/ram_reg/DIBDI[11]	6	15	4.354
Path4 4.953 0.699	fadc_hits_t_207_reg_14918_reg[2]/C 3.655				4.354
Path5 4.953 0.699	fadc_hits_t_207_reg_14918_reg[2]/C 3.655	arr_event_e_U/ram_reg/DIBDI[1]	6	15	4.354

Path1 Cells	Primitive Type
fadc_hits_t_207_reg_14918_reg[2]	FLOP_LATCH.flop.FDRE
arr_event_e_U/ram_reg_i_1914	LUT.others.LUT6
arr_event_e_U/ram_reg_i_1473	LUT.others.LUT5

7/14/2023, 1:25 PM 2 of 3

arr_event_e_U/ram_reg_i_727 arr_event_e_U/ram_reg_i_353 arr_event_e_U/ram_reg_i_144 fadc_hits_pre_e_U/ram_reg_i_43 arr_event_e_U/ram_reg	LUT.others.LUT6 LUT.others.LUT5 LUT.others.LUT6 LUT.others.LUT6 BMEM.bram.RAMB18E1
Path2 Cells	++ Primitive Type
fadc_hits_t_207_reg_14918_reg[2] arr_event_e_U/ram_reg_i_1914 arr_event_e_U/ram_reg_i_1473 arr_event_e_U/ram_reg_i_727 arr_event_e_U/ram_reg_i_353 arr_event_e_U/ram_reg_i_144 fadc_hits_pre_e_U/ram_reg_i_33 arr_event_e_U/ram_reg	FLOP_LATCH.flop.FDRE LUT.others.LUT6 LUT.others.LUT5 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 BMEM.bram.RAMB18E1
+	++ Primitive Type
fadc_hits_t_207_reg_14918_reg[2] arr_event_e_U/ram_reg_i_1914 arr_event_e_U/ram_reg_i_1473 arr_event_e_U/ram_reg_i_727 arr_event_e_U/ram_reg_i_353 arr_event_e_U/ram_reg_i_144 fadc_hits_pre_e_U/ram_reg_i_32 arr_event_e_U/ram_reg	FLOP_LATCH.flop.FDRE LUT.others.LUT6 LUT.others.LUT5 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 BMEM.bram.RAMB18E1
+ Path4 Cells	+ Primitive Type
fadc_hits_t_207_reg_14918_reg[2] arr_event_e_U/ram_reg_i_1914 arr_event_e_U/ram_reg_i_1473 arr_event_e_U/ram_reg_i_727 arr_event_e_U/ram_reg_i_353 arr_event_e_U/ram_reg_i_144 fadc_hits_pre_e_U/ram_reg_i_31 arr_event_e_U/ram_reg	FLOP_LATCH.flop.FDRE LUT.others.LUT6 LUT.others.LUT5 LUT.others.LUT6 LUT.others.LUT5 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 BMEM.bram.RAMB18E1
Path5 Cells	++ Primitive Type
fadc_hits_t_207_reg_14918_reg[2] arr_event_e_U/ram_reg_i_1914 arr_event_e_U/ram_reg_i_1473 arr_event_e_U/ram_reg_i_727 arr_event_e_U/ram_reg_i_353 arr_event_e_U/ram_reg_i_144 fadc_hits_pre_e_U/ram_reg_i_42 arr_event_e_U/ram_reg	FLOP_LATCH.flop.FDRE LUT.others.LUT5 LUT.others.LUT6 LUT.others.LUT5 LUT.others.LUT5 LUT.others.LUT5 LUT.others.LUT6 LUT.others.LUT6 LUT.others.LUT6 BMEM.bram.RAMB18E1

_____ -----

== RTL Synthesis Vivado Reports

Report Type	Report Location
design_analysis failfast timing timing_paths utilization utilization_hierarchical	<pre>impl/verilog/report/moller_hls_design_analysis_synth.rpt impl/verilog/report/moller_hls_failfast_synth.rpt impl/verilog/report/moller_hls_timing_synth.rpt impl/verilog/report/moller_hls_timing_paths_synth.rpt impl/verilog/report/moller_hls_utilization_synth.rpt impl/verilog/report/moller_hls_utilization_hierarchical_synth.rpt</pre>

7/14/2023, 1:25 PM 3 of 3