
== Synthesis Summary Report of 'moller_hls'

+ General Information:

* Date: Fri Jul 14 12:09:58 2023

* Version: 2023.1 (Build 3854077 on May 4 2023)

* Project: LargeData

* Solution: wPragmas (Vivado IP Flow Target)

* Product family: kintex7

* Target device: xc7k160t-fbg484-1

+ Performance & Resource Estimates:

PS: '+' for module; 'o' for loop; '*' for dataflow

```
+------
                       | Issue|
                              | Latency | Latency | Iteration|
          Modules
           & Loops
Pipelined| BRAM | DSP| FF | LUT | URAM|
+------
  |+ moller_hls
                           - | 0.18 | 354 | 3.540e+03 |
                                                -|
                                                   355
                                                         -|
no| 4 (~0%)| -| 4230 (2%)| 11221 (11%)|
  | + make event
                           -| 6.45|
                                   0
                                        0.000
                                                -|
                                                         - |
                31 (~0%)|
  -| -|
                                        0.000|
                                                - | 0|
                                                         -|
                           -| 6.45|
                                  0|
  + make_event
  - | - |
             -| 31 (~0%)|
  + moller_hls_Pipeline_VITIS_LOOP_71_4
                           - | 0.18|
                                  227| 2.270e+03|
                                                - | 227 | - |
no| 2 (~0%)| -| 500 (~0%)| 1269 (1%)|
                                   225| 2.250e+03|
  o VITIS_LOOP_71_4
                           -| 7.30|
                                                3 |
                                                    1 224
yes|
    -| -|
                         -|
  | + moller_hls_Pipeline_VITIS_LOOP_133_1 |
                           -| 4.06|
                                   10 100.000
                                                -|
                                                    10|
                                                         -|
   -| -| 14 (~0%)| 115 (~0%)|
  o VITIS_LOOP_133_1
                           - | 7.30
                                   8|
                                       80.000
                                                1|
                                                    1|
                                                         8|
+------
```

== HW Interfaces

* AP_FIFO

Interface	+ Direction	++ Data Width
s_fadc_hits s_ring_all_t s_ring_trigger s_trigger	out out out out out	3584 512 8 64

* Other Ports

+	 Mode	Direction	 Bitwidth	-
energy_threshold ring_threshold	—	•	13 16	

* TOP LEVEL CONTROL

Interface	Туре	Ports	
ap_clk			

1 of 3 7/14/2023, 12:10 PM

	reset	
ap ctrl	ap ctrl hs	ap_done ap_idle ap_ready ap_start
—	– – .	· ·- ·- ·- ·- ·- ·
•		•

== SW I/O Information

______ * Top Function Arguments

Argument	Direction	Datatype
energy_threshold ring_threshold s_fadc_hits s_trigger s_ring_trigger s_ring_all_t	in in in out out	ap_uint<13> ap_uint<16> stream <fadc_hits_t, 0="">& stream<trigger_t, 0="">& stream<rrigger_t, 0="">& stream<rring_trigger_t, 0="">& stream<rring_all_t, 0="">&</rring_all_t,></rring_trigger_t,></rrigger_t,></trigger_t,></fadc_hits_t,>

* SW-to-HW Mapping

Argument	44	L	L L
<pre>ring_threshold ring_threshold port s_fadc_hits s_fadc_hits interface s_trigger s_trigger interface s_ring_trigger s_ring_trigger interface </pre>	Argument	HW Interface	HW Type
	ring_threshold s_fadc_hits s_trigger s_ring_trigger	ring_threshold s_fadc_hits s_trigger s_ring_trigger	port interface interface interface

== Bind Op Report

Name	DSP	Pragma	Variable	Op	Impl	Latency
+ moller_hls + moller hls Pipeline VITIS LOOP 71 4	0 0	 	 	 	 	
add_ln71_fu_755_p2	-	į	add_ln71	add	fabric	0
allr_e_8_fu_960_p2 allr_nhits_8_fu_998_p2	- -	 	allr_e_8 allr_nhits_8	add add	fabric fabric	0 0
<pre>+ moller_hls_Pipeline_VITIS_LOOP_133_1 add ln133 fu 137 p2</pre>	0	İ	 add ln133	 add	 fabric	 0

== Bind Storage Report

1					
 Name Latency	BRAM	URAM	Pragma	Variable	Storage Impl
 + + moller_hls	4	0		 	I I I
arr_event_e_U	1	-	1	arr_event_e	ram_t2p auto 1
arr_event_t_U	-	-	1	arr_event_t	ram_t2p auto 1
fadc_hits_pre_e_U	1	-	1	fadc_hits_pre_e	ram_t2p auto 1
fadc_hits_pre_t_U	-	-	1	fadc_hits_pre_t	ram_t2p auto 1
+ moller_hls_Pipeline_VITIS_LOOP_71_4	2	0	1	1	1 1
arr_chan_map_DET_ID_U	-	-	1	arr_chan_map_DET_ID	rom_1p auto 1
l arr chan man SEG NUM U	1	1 -	1	l arr chan man SEG NUM	l rom 1n auto 1

7/14/2023, 12:10 PM 2 of 3

arr_chan_map_SUB_ELEMENT_U 1 -	
+	
===Pragma Report	
* Valid Pragma Syntax	-+
Type	Location
array_partition dim=1 type=complete variable=time_bitmap.trig moller_hls, time_bitmap.trig array_partition dim=1 type=complete variable=allr.r /moller_hls.cpp:54 in moller_hls, allr.r unroll moller_hls.cpp:65 in moller_hls	///Documents/Vitis/LargerDataSet ///Documents/Vitis/LargerDataSet ///Documents/Vitis/LargerDataSet

3 of 3