

**CSE 181303**

Roll No. of candidate

--	--	--	--	--	--	--	--	--	--

**2021**

**B.Tech. 3<sup>rd</sup> Semester End-Term Examination**

**CSE**

**DIGITAL SYSTEMS**

**(New Regulation)**

**(w.e.f. 2017-2018)**

**(New Syllabus)**

**(w.e.f. 2018-2019)**

Full Marks – 70

Time – Three hours

The figures in the margin indicate full marks for the questions.

Answer question No. 1 and any four from the rest.

1. Answer the following (MCQ/Fill in the blanks) (10 × 1 = 10)
  - (i) In a 2 input NAND gate if one of the input is permanently connected to Logic 0, the output will be \_\_\_\_\_
  - (ii) An AND gate becomes \_\_\_\_\_ gate when used with negative logic
  - (iii) Bubbled OR gate is equal to \_\_\_\_\_ gate.
  - (iv) On Karnaugh map grouping of 0's produces \_\_\_\_\_
    - (a) SOP expression
    - (b) POS expression
    - (c) Non simplified expression
    - (d) Not allowed
  - (v) A 6 bit DAC has a step size of 50 mV What will be the full scale output voltage?
    - (a) 5V
    - (b) 3.15V
    - (c) 3.2 mV
    - (d) 50 mV

(vi) Which of the following is an Analog to digital converter

- (a) Successive Approximation
- (b) Flash type
- (c) Weighted resistor/converter
- (d) Both (a) and (b)

(vii) Define Fan-out?

(viii) State De-Morgan's theorem.

- (ix) Which logic family is the fastest of all the logic families?
- (x) What is MOD of a counter?

2. (a) Do the following conversions (4)
  - (i)  $(89.325)_{10}$  to binary
  - (ii)  $(543.621)_8$  to hexadecimal
  - (iii) Binary  $(110010100)_2$  to Gray
  - (iv)  $(FAC.4B)_{16}$  to Binary
- (b) Do the following arithmetic (2 × 4 = 8)
  - (i) Given the two binary numbers  $X = 1010100$  and  $Y = 1100101$ . Find  $X-Y$  using 2's complement.
  - (ii) Add the numbers in BCD:  $171 + 188$
- (c) For  $(292)_{10}$   $(1204)_8$ , determine the base b. (3)
3. (a) Using Boolean algebra simplify the following expression. (4)

$$F = A[B + \overline{C}(AB + A\overline{C})]$$
- (b) Convert  $Y = ABC + AC + AB$  to standard SOP. Also find its corresponding POS. (6)
- (c) Simplify using K-map:  $Y = \sum m(1,3,7,8,12,13) + d(0,2,9,11,14,15)$  (5)
4. (a) State the difference between combinational circuit and sequential circuit. (2)
  - (b) Design a full subtractor circuit. (5)
  - (c) Design 16:1 MUX using 4:1 MUX. (4)
  - (d) Implement the following function using 3 to 8 line decoder. (4)
    - (i)  $F(A,B,C) = \sum m(0,2,5,6,7)$
    - (ii)  $F(X,Y,Z) = \prod M(0,1,4,5)$

5. (a) State the differences between latches and flip flops. (3)  
 (b) What is Race around condition? With a neat diagram explain the working of Master Slave JK flip flop? (2+5)  
 (c) Describe the operation of 4 bit bidirectional shift register. (5)
6. (a) What do you mean by synchronous and asynchronous counters? (2)  
 (b) Design and implement MOD-6 asynchronous counter using T flip flop. (5)  
 (c) Design a synchronous counter that goes through the states 0,3,5,6,0.....(8)
7. Write short notes on any three (3 × 5 = 15)  
 (a) R-2R Ladder D/A converter  
 (b) CMOS NAND  
 (c) ROMS and applications  
 (d) PAL and PLA  
 (e) 4 bit even and odd parity generator.

Total No. of printed pages = 3

**CSE 181303**

Roll No. of candidate

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

**2021**

**B.Tech. 3<sup>rd</sup> Semester End-Term Examination**

**CSE**

**DIGITAL SYSTEMS**

**(New Regulation & New Syllabus)**

**Full Marks – 70**

**Time – Three hours**

The figures in the margin indicate full marks for the questions.

Answer question No. 1 and any four from the rest.

1. Choose the correct answer of the following: (10 × 1 = 10)
- (i) A ripple counter is a  
 (a) Synchronous counter (b) Asynchronous counter  
 (c) Parallel counter (d) None of the above
- (ii) The no. of comparators in a 4-bit flash ADC is  
 (a) 4 (b) 15  
 (c) 5 (d) 16
- (iii) An n-bit ADC using V as reference voltage has a resolution of  
 (a)  $V/2^n$  (b)  $V/(2^n-1)$   
 (c) V.n (d) None of the above
- (iv) Which of the following memories must be refreshed many times per second?  
 (a) EPROM (b) ROM  
 (c) Static RAM (d) Dynamic RAM
- (v) As compared to TTL, ECL has  
 (a) Lower power dissipation (b) Higher propagation delay  
 (c) Lower propagation delay (d) Higher noise margin
- (vi) The smallest number that can be represented in 10 bits 2's complement representation is  
 (a) -256 (b) -512  
 (c) -1024 (d) None of the above

(vii) Which of the following statement is correct?

- (a)  $A \oplus 0 = \bar{A}$  (b)  $A \oplus 0 = A$   
(c)  $A \oplus 0 = 1$  (d)  $A \oplus 0 = A$

(viii) 2's complement of binary number 0101 is \_\_\_\_\_.

- (a) 1011 (b) 1111  
(c) 1101 (d) 1110

(ix) The logic behind NOR gate is that it gives

- (a) High output when both the inputs are low  
(b) Low output when both the inputs are low  
(c) High output when both the inputs are high  
(d) None of the above


(x) In which of the following radix system, 123 is not a valid number

- (a) Radix 10 (b) Radix 16  
(c) Radix 8 (d) Radix 3

2. Answer any three of the following:

(3 × 5 = 15)

(a) Find the Boolean function realized by the logic circuit shown below in SOP form. Also express the same expression in Standard SOP form.



(b) What is race around condition and how it can be avoided?

(c) Design a 4-bit Carry Look Ahead adder using full adder as basic building block.

(d) With neat diagram, explain the architecture of FPGA. Mention some of its applications.

3. (a) Design a 3-bit BCD to Excess-3 converter with neat diagram. (5)

(b) Write short note on any two of the following- (2 × 5 = 10)

- (i) Flash ADC  
(ii) R-2R Ladder Digital to Analog converter  
(iii) Content Addressable Memory

4. (a) The Boolean function  $F(R, S, T)$  is expressed as-

(3+3=6)

$$F = \bar{R}\bar{S}\bar{T} + R\bar{S}T + RST$$

(i) Express F in the minimum SOP form using K-map.


(ii) Express F in the minimum POS form.

(b) Design JK flip-flop using SR flip-flop. Mention some of the applications of D flip-flop. (4+2)


(c) Why gray codes are known as "self-reflecting codes"? (3)

5. (a) Design a 3-bit asynchronous up-down counter with neat diagram. (7)

(b) For the circuit shown in the figure, the delay of the bubbled NAND gate is 2ns and that of the counter is assumed to be zero. If the clock (Clk) frequency is 1 GHz, then calculate the modulus of the counter. (5)



(c) A three bit pseudo random number generator is shown. Initially the value of output  $Y = Y_2 Y_1 Y_0$  is set to 111. What is the value of output Y after three clock cycles? (3)



6. (a) With neat diagram, explain the working of TTL NAND gate using Totem Pole output configuration. (7)

(b) Design the basic and universal logic gates using only 2:1 multiplexers. (5)

(c) Mention the differences between Mealy and Moore state machine. (3)