

1. Write the Truth table for a Full Subtractor. Implement its DIFF and BORROW outputs using only 4-to-1 Mux, (4-to-1 MUX block diagram shown in Fig.3). You may assume that the true and complement forms of the input variables are available.




- 2. A 4 variable Boolean function is realized using 4 x 1 multiplexers as shown in figure. Determine boolean expression of
  - (a) Output (y1) of 1" multiplexer in terms of u and v
  - (b) Output of second multiplexer in terms of u, v, w & x.



**3.** X and Y are the inputs to a flip flop and Q is its output. The truth table for this flip flop is given below. How will you realize this flip- flop using J-K flip flop.

X	Υ	Q
0	0	1
0	1	$Q_0$
1	0	Toggle
1	1	0




4.

The circuit shown in figure uses four JK flip flops with negative edge triggered clock. JK inputs of all flip flops are made high and 1 kHz clock is applied to clk<sub>0</sub>

- b. Draw the waveforms of output  $Q_0$ ,  $Q_1$ ,  $Q_2$ ,  $Q_3$  in response to the clk<sub>0</sub> (3)
- Sketch on the timescale, the resulting waveform of the DAC output voltage V<sub>0</sub>, the full-scale output of the DAC is 7.5V

- **5.** Assume that all the outputs are cleared prior to occurrence of first rising edge of the clock determine the ratio of F<sub>out</sub>/F<sub>Clk</sub>.
  - Where  $F_{out}$  is the frequency of output and  $F_{Clk}$  is the frequency of the clock.
- 6. In a sequential circuit, the initial state (before the 1st clock pulse) of the circuit is  $Q_1Q_0=00$ . Write down the truth table for the first five clock pulses and therefore what would be the state ( $Q_1Q_0$ ) at the end of  $33^{rd}$  clock pulse. Note that  $J_0=\overline{Q_1}$ ,  $K_0=Q_1$ ,  $J_1=Q_0$ ,  $K_1=\overline{Q_0}$ .



- **7.** Design a modulo-3 synchronous UP counter using —ve edge triggered JK flip-flops, with the sequence of states (BA): 00, 01, 10, 00, .... If the state 11 comes the next state should be 00. Give all the design steps, i.e. the table of present states and the required JK inputs for the next state, and the K map minimizations for the J and K inputs of the flip-flops.
- **8.** A counter circuit is shown below. The Clear inputs of the flip-flops are active-low type n. Analyze the circuit and answer the following questions.
  - a) Write the counter sequence of stable states.
  - b) Based on the answer (a) above, specify whether it is an UP counter or a DOWN counter.
  - c) What are the limitations of the above counter? Write two limitations and briefly justify your answer.
  - d) Sketch the timing diagram of the counter, i.e. the A, B, C (i.e.  $Q_A$ ,  $Q_B$  and  $Q_C$ ) outputs of the counter with respect to the CLOCK for at least 8 clock cycles.
- **9.** Design a synchronous mod-8 down counter (CBA states: 111, 110, 101, 100, 011, 010, 001, 000, 111,...) using positive-edge triggered JK flip-flops.
  - i) Show your design using a table with the present states  $(Q_n)$ , required J, K inputs, and the next states  $(Q_{n+1})$ .
  - ii) Using K-maps obtain minimized Boolean expressions for the J, K inputs of the flip-flops.
  - iii) Draw the final circuit diagram.

# Solution Q1.

	Minuend 0	y	Borro	DIFF	BORKOW	
		0		/	Box now	
	~	0	0	0]10	0 ] To=3	
	0	0	1	1]=3	17	
	0	1	0	174=3'	17-1	
100	0	1	1	0 ] " "	I =	
	1	0	0	17- 31	07-0	
	1	0	1	1 J=3'	0 ]12=0	
	1	1	0	07- 2	0 ] 13=3	
	- 1	. 1	1	0]73=3	1338	
				FF		
	3	/	I3 I2 I, Io S, S	7	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	BORROW

# Solution 2.


$$\frac{\sqrt[3]{0}}{\sqrt[3]{1}} = \frac{\sqrt[3]{1}}{\sqrt[3]{1}} = \frac{\sqrt[3]{1}}{\sqrt[3]{1}}$$

### Solution 3.

×	Y '	a	15	·K	
0	0	1 -	1	0	X + 3 - 0 0
0	1	Q.	0	0	
1	0	Toggle	T	7	Y
1	1	0	0	1	1 1
					CLK

### Solution 4.

(1)	Qo	- Qo	Q,	Qz	83	Dur	
	6		0	0	0	0	5-16
17		N	10	0	0	3	0-3-12-5-14
7		11	1	0	0	2	1911
¥	0	7,	0	1	0	5	100
Z	1	¥ F	0	1	0	7	3
Z Z		7	1	1	0	6	3
7	0	7	0	0	1	9	



Question5.

This is a MOD 5 courtes

$$\therefore \frac{F_{\text{out}}}{F_{\text{clk}}} = \frac{1}{5}$$

Question 6.


at the end of 33% elock pulse it would be at  $MOD(\frac{33}{4}) = 1$ ° state

$$Q_1 Q_0 = 0$$

# Question7.


**					
BA	JB	KB	JA KA	JB = A	KBSI
00	0	×	l ×	AOI	BIXIV
10	×	×	× 1	B 0 1	
0 0			~	1 X X	
11	×	1	× I	Ja=B	K. =
0 0				JA=B	IA IA
				301	BOI
				0 1 ×	OX
				1 0 ×	1 X III

#### Question 8.



# Question 9.

	Qr 001	Sent O I O	7 0 1 X	K X X 1		76				2		
;) G	n S Presev	equer + sta	i Le		R	esu	irea	1		. Ne	Qn+	tate
	C	B	A	Jc	Kc	JB	KB	JA	ICA	C	В	A
	1	į	1	X	0	X	0	X	1	1	1	0
TO THE	F	1	0	X	0	X	1	1	X	1	0	-1
	1	0	1	X	0	0	X	X	1	1	0	0
	1	0	0	X	1	1	X	1	X	0	1	1
	0	1	1	0	X	X	0	X	1	0	1	0
	0	ſ	0	0	X	X	1	1	X	0	0	1
	0	0	(	0	X	0	X	X	1	0	0	0
	0	0	0	1	X	1	X	1	X	1	1	1
	1	j	1									



10.