Consider a long-channel silicon PMOSFET with a body doping of $10^{17} cm^{-3}$. The insulator is complex: it comprises 1nm of SiO₂ grown on the Si, and 4nm of a high-k dielectric XO₂ deposited on top of the SiO₂. Atop that, we have a metal (cobalt) gate, with a workfunction $\varphi_m = 5.0 eV$. Assume no charge inside the oxide layers.

Si: electron affinity $\chi_{Si} = 4.05 eV$, bandgap $E_g = 1.1 eV$, permittivity $\epsilon_{Si} = 11.8$, intrinsic carrier concentration $n_i = 1.5 \times 10^{10} \, cm^{-3}$, assume equal electron and hole effective mass

SiO₂: permittivity $\in_{SiO_2} = 3.9$, band-offsets with Si $-\Delta E_C = 3eV$, $\Delta E_V = 5eV$


XO₂: permittivity $\in_{XO_2} = 7.8$, everything else same as SiO₂, no band-offsets with SiO₂

Free space permittivity $\epsilon_0 = 8.85 \times 10^{-12} Fm^{-1}$

[You may use Boltzmann statistics for all calculations. Assume all interfaces are ideal.]

Calculate the flat-band voltage V_{FB} and threshold voltage V_{T} . Sketch the equilibrium band-diagram.

2. In order to control leakage in my CMOS based circuit, I use a body-biasing scheme, wherein a voltage is applied to the substrate (body) with respect to the grounded source, so as to increase the threshold voltage. This effect is illustrated with the band diagrams below.



First, explain the effect of body bias on the hold voltage intuitively through these band diagrams. Second, calculate the threshold voltage V_T, with and without the body bias.

The following parameters may be useful:

Parameter	Values
$ m V_{FB}(V)$	0
$ 2\phi_{\rm F} $ (mV)	200
$V_{ox}(\psi_s = 2\phi_F) (mV)$	100
$ V_{SB} (V)$	1.6