

1. Consider a long-channel silicon PMOSFET with a body doping of  $10^{17} \text{ cm}^{-3}$ . The insulator is complex: it comprises 1nm of  $\text{SiO}_2$  grown on the Si, and 4nm of a high-k dielectric  $\text{XO}_2$  deposited on top of the  $\text{SiO}_2$ . Atop that, we have a metal (cobalt) gate, with a workfunction  $\phi_m = 5.0 \text{ eV}$ . Assume no charge inside the oxide layers.

Si: electron affinity  $\chi_{\text{Si}} = 4.05 \text{ eV}$ , bandgap  $E_g = 1.1 \text{ eV}$ , permittivity  $\epsilon_{\text{Si}} = 11.8$ , intrinsic carrier concentration  $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$ , assume equal electron and hole effective mass

$\text{SiO}_2$ : permittivity  $\epsilon_{\text{SiO}_2} = 3.9$ , band-offsets with Si –  $\Delta E_C = 3 \text{ eV}$ ,  $\Delta E_V = 5 \text{ eV}$


$\text{XO}_2$ : permittivity  $\epsilon_{\text{XO}_2} = 7.8$ , everything else same as  $\text{SiO}_2$ , no band-offsets with  $\text{SiO}_2$

Free space permittivity  $\epsilon_0 = 8.85 \times 10^{-12} \text{ Fm}^{-1}$

[You may use Boltzmann statistics for all calculations. Assume all interfaces are ideal.]

Calculate the flat-band voltage  $V_{\text{FB}}$  and threshold voltage  $V_{\text{T}}$ . Sketch the equilibrium band-diagram.

2. In order to control leakage in my CMOS based circuit, I use a body-biasing scheme, wherein a voltage is applied to the substrate (body) with respect to the grounded source, so as to increase the threshold voltage. This effect is illustrated with the band diagrams below.



First, explain the effect of body bias on threshold voltage intuitively through these band diagrams. Second, calculate the threshold voltage  $V_{\text{T}}$ , with and without the body bias.

The following parameters may be useful:

Parameter	Values
$V_{\text{FB}}(\text{V})$	0
$ 2\phi_{\text{F}} (\text{mV})$	200
$V_{\text{ox}}(\psi_{\text{s}} =  2\phi_{\text{F}} )(\text{mV})$	100
$ V_{\text{SB}} (\text{V})$	1.6