#### EE309 – Microprocessors

Mid-Semester Exam, Autumn 2013 (IIT Bombay)

Wednesday, September 11, 2013; Duration: 11:00 – 13:00 Hrs; Maximum Marks: 25

- 1. Can we implement the funtionality of RET instruction in 8051 using some other instructions (i.e. without using RET). If no, why not? If yes, how (write the set of instructions)? [2]
- 2. Draw the gate/block level schematic to show the hardware for Timer/Counter 0 that can be derived from the TCON and TMOD configurations. [1]
- 3. Write a set of 8051 instructions for initialization of relavant registers/latches/flags/pins etc. to configure the Timer/Counter 0 to generate an interrupt when 1000 negative edges are detected on the T0 (P3.4) pin. You can refer the schematic of problem 2. [2]
- 4. For most 8085 instructions, the number of T-states required for the execution of an instruction is 3n + 1, where n is the number of times the memory is read from or written to during fetch and execution of the instruction (provided the memory is NOT slow). However, the instruction PUSH Rp (a one-byte instruction that copies the contents of the register pair to the top of the stack) requires two T-states more than that suggested by this rule.

  [1+1+1]
  - (a) How many T-states does the execution of this instruction require?
  - (b) Why does the instruction require more number of cycles?
  - (c) Given that the number of T-states required for POP Rp (which does the opposite of PUSH Rp) is given by the 3n + 1 rule. Why does the same logic as mentioned for PUSH Rp not hold for POP Rp.
- 5. Assume for an 8085 microprocessor, a subroutine call instruction CALL 4000H is located in external memory with starting address 10FFH. Give the sequence of byte values available at the A15-A8 pins and the AD7-AD0 pins while this instruction is fetched and executed, if the value of SP just before the execution of this instruction is 1234H.
- 6. You have to interface an 8051 microcontroller with an 8085 microprocessor such that the microcontroller acts like an IO device for the 8085 chip with IO port addresses 00H–7FH and 80H–FFH mapped to the 8051 RAM with addresses 00H–7FH (i.e. MSB of the port addresses can be ignored). For this implementation, the  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , IO/ $\overline{\text{M}}$  and READY signals from/to the 8085 chip, and the external interrupt  $\overline{\text{INT0}}$  (P3.2) pin and some other port/pins of 8051 should be used for handshake etc. You can assume that the port pins of 8051 effectively provide high-impedance if ONEs are written to the corresponding port latches and the clock rates for both 8085 and 8051 are roughly same.
  - (a) Draw neatly the schematics showing a possible way to interface the two (you can assume that the external memory device used by 8085 is not slow and there is no need to show it in your schematics). You can also use some additional logic gates if required.
  - (b) Write a set of initialization instructions and the  $\overline{\text{INT0}}$  interrupt service subroutine for 8051 to implement the above functionality. The interrupt should be used in the edge triggered mode.
- 7. We wish to implement a counter in 8051 that counts from 0–9999 in decimal format. The upper two decimal digits are stored in the two nibbles of R1 register and the lower two decimal digits are stored in the two nibbles of R0 register (assume that flags RS1=0, RS0=0). Write a 8051 subroutine that increments this counter by one every time it is called. If the previous value was 9999, the counter should roll over to 0 and OV flag should be raised to 1. Also, assume that both R0 and R1 contain 0 initially. [Hint: Use DA instruction]

- 8. Write a set of 8051 instructions to subtract the value 1234H from the contents of DPTR (the final result should be saved in DPTR only). If a borrow is required, the carry flag should be raised to 1 by the program.
- 9. Assume that the P1.0 pin of an 8051 chip has been connected to ground externally using a wire. Consider the following instructions: [1+1]

SETB P1.0 CPL P1.0 MOV C, P1.0

- (a) What will be the state of the Carry flag after the above 3 instructions are executed and why?
- (b) What will be the state of Carry flag in case the wire to ground is removed after execution of the second instruction itself and why?

# 8051 instruction format: Instruction <dest>, <src>, <operand3>

MUL AB Multiply A & stored in A)  DIV AB Divide A by B stored in A)  DA A Decimal Adjust  Logical Operations  ANL A,Rn AND src to de A,direct  ORL A,@Ri A,data direct,A direct,Hdata  CLR CPL Complement A Rotate Accumu Rotate A	Oscillator Periods
ADDC A, direct A, @Ri SUBB A, #data Accumulator v Subtract source Accumulator v INC AR  DEC GRi INC DEC GRi INC DEC GRi INC DETR Increment 16-I MUL AB Multiply A & stored in A) DIV AB Divide A by B stored in A) DA A Decimal Adjust  Logical Operations  ANL A, GRi A, Gr	
ADDC A, direct A, @Ri SUBB A, #data A, #data Accumulator v INC ARN DEC GRi INC DPTR Increment soundirect GRi INC DPTR Increment 16-le MUL AB DIVIDA AB Divide A by B stored in A) DA A Decimal Adjust  Logical Operations  ANL A, GRi A, #data direct, A direct, #data  CLR CPL RL RL RLC RR RR RRC BRA AA Clear Accumu COmplement A Rotate Accum Rotate Accu	Accumulator 12
SUBB A, #data Subtract source Accumulator volume INC ARn Increment source Accumulator volume INC Branching Instructions  A (@Ri Subtract source Accumulator volume Increment source Accumulator volume Increment source Research Increment 16-le Mult AB Increment 16-le Mult AB Multiply A & stored in A)  DIV AB Divide A by B stored in A)  DA A Decimal Adjust Logical Operations  ANL A, Rn AND src to de A, direct ORL A, @Ri A, #data direct, A direct, #data Cumulator Cumulator Accumulator Accumulator Accumulator Accumulator Branching Instructions  ACALL addr11 Absolute subrouting Ret Return from subtraction Incomplete	Accumulator 12
SUBB A,#data Subtract source Accumulator volume Acc	
INC ARN Increment sour direct @Ri Increment sour @R	
INC	with Borrow
@Ri INC DPTR Increment 16-l MUL AB Multiply A & stored in A) DIV AB Divide A by B stored in A) DA A Decimal Adjust  Logical Operations  ANL A,Rn AND src to de A,direct ORL A,@Ri A,data direct,A direct,#data  CLR CPL COmplement A Rotate Accumu Complement A Rotate Accumu Rotate Accum	rce 12
MUL AB Multiply A & stored in A) DIV AB Divide A by B stored in A) DA A Decimal Adjust  Logical Operations  ANL A,Rn AND src to de A,direct ORL A,@Ri A,#data direct,A direct,#data  CLR CPL RL RLC RRC A RRC RRC RRC  Branching Instructions  ACALL addr11 Absolute subrouted addr11 Absolute jump addr16 Long jump SJMP rel Short jump (red Jump if Accum Jump	irce 12
DIV AB Stored in A)  DIV AB Divide A by B Stored in A)  DA A Decimal Adjust  Logical Operations  ANL A,Rn AND src to de A,direct ORL A,@Ri A,#data direct,A direct,#data  CLR CPL Complement A Rotate Accumu Rotate Accumu Rotate Accumu Rotate Accumu Through Carry RR RRC Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subrouch RET Return from sure Return from sure RETI AJMP addr16 Long jump SJMP rel Short jump (red JMP)  @ A+DPTR JZ rel Jump if Accumunic for sure and stored and sto	bit Data Pointer 24
DIV AB Divide A by B stored in A)  DA A Decimal Adjust  Logical Operations  ANL A,Rn AND src to de A,direct ORL A,@Ri A,#data direct,A direct,#data  CLR CPL RL RLC RRC RRC SWAP  RRC BACALL addr11 Absolute subrous Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subrous RET Return from sure RETI Return from In AJMP addr16 Long jump SJMP rel Short jump (red)  JMP @A+DPTR Jump indirect in DPTR  JZ rel Jump if Accum  Decimal Aby B stored in A)  AND src to dest And Since to d	B (lower byte is 48
DA A Decimal Adjust  Logical Operations  ANL A,Rn A,direct ORL A,@Ri A,#data direct,A direct,#data  CLR CPL Complement A RLC RRC RRC RRC RRC A  Branching Instructions  ACALL addr11 Absolute subrous Accumulator  Branching Instructions  ACALL addr11 Absolute subrous Return from sure Return from sure Return from sure Return from In AJMP addr16 Long jump  SJMP rel Jump indirect in DPTR  JZ rel Jump if Accumulator  AND src to dest AND src to dest And Since to dest And Since In Structions  ACALL addrata Exclusive-OR  Clear Accumulator  Complement A Returle Rotate Accumunthrough Carry Rotate Accumunthrough Carry Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subrous Since In Sin	(Quotient is 48
ANL A,Rn A,direct ORL A,@Ri A,#data direct,A direct,#data CLR CPL Complement A RL RLC RRC RRC RRC RRC A  RRC RRC RRC RRC RRC CHart Rotate Accumunthrough Carry Rotate Accumunthrough Carry Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subrouch Ret Return from sure Return from sure Return from sure Return from In AJMP addr16 Long jump SJMP rel Short jump (results) Jump if Accumunt AND Src to dest Accumunter (or sure to dest Accumunter) Return Rotate Accumunter (or sure to dest Accumunter) Rotate Accumunter (or sur	st Accumulator 12
ANL A,Rn A,O src to de A,direct  ORL A,@Ri A,#data direct,A direct,Hdata  CLR CPL COmplement A Rotate Accumu Rotat	30 / 100 unitiation   12
A,direct  A,@Ri A,#data  direct,A direct,A direct,Hdata  CLR  CPL  RL  RLC  A  RRC  Branching Instructions  ACALL	
ORL A,@Ri A,#data direct,A direct,A direct,Hdata  CLR CPL RL RLC A  RRC A  CRE RRC  A  CRE RRC  CRE RRC  CRE RRC  A  CRE RRC  CRE RRC  CRE RRC  A  CRE RRC  A  CRE ROTATE	est byte 24 if operands
A,#data direct,A direct,A direct,Hdata  CLR CPL RL RL RLC A RRC A RRC  Branching Instructions  ACALL Addr11 Absolute subrous ACALL Addr16 ACALL Addr11 Absolute jump LJMP Addr11 Absolute jump SJMP ACALD ABSOLUTE	are
XRL direct, A direct, A direct, #data  CLR  CPL  RL  RL  RRC  A  A  Clear Accumu  Complement A  Rotate Accumu  Branching Instructions  ACALL addr11 Absolute subrot  LCALL addr16 Long subroutin  RET Return from su  Return from su  Return from In  AJMP addr11 Absolute jump  LJMP addr16 Long jump  SJMP rel Short jump (re)  JMP @A+DPTR  JZ rel Jump if Accun  Jump if A	"direct,
CLR CPL RL RL RLC A RRC A RRC  Branching Instructions  ACALL addr11 Absolute subrouch Restriction Return from sure Return from sure Return from sure Return from sure Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel  JMP  @A+DPTR  Clear Accumu Exclusive-OR  Clear Accumu Accumu Rotate Accumu Rotate Accumu Through Carry Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subrouch Return from sure Return from sure Return from In Return from In AJMP addr11 Absolute jump LJMP SJMP rel  JMP  @A+DPTR  JZ  rel  Jump indirect in DPTR  Jump if Accum Ju	#data";
CLR CPL RL RL RLC A Rotate Accumu Lor Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subrou LCALL addr16 Long subroutin RET Return from su RETI Return from In AJMP addr11 Absolute jump LJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (rel JMP @A+DPTR JZ rel Jump indirect in DPTR JZ rel Jump if Accum	src to dest byte 12
CPL RL RL RL RLC RR RR RR RRC RRC SWAP  Branching Instructions  ACALL addr11 Absolute subrouting Return from sure Sure Sure Sure Sure Sure Sure Sure S	otherwise
RL RLC RR RR RRC A RRC RRC SWAP  Branching Instructions  ACALL addr11 Absolute subrous addr16 Long subroutin Return from Surection Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (red)  Branching Instructions  ACALL addr11 Absolute subrouting RET Return from Surection Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (red)  Branching Instructions  ACALL addr11 Absolute subrous subrouting RET Return from In Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (red)  Branching Instructions  ACALL addr11 Absolute subrous subrouting RET Return from In AJMP addr11 Absolute jump Indirect in DPTR  JUMP A+DPTR Jump indirect in DPTR  JUMP indirect in DPTR  JUMP indirect in Jump if Accump Jump III Jump if Accump Jump if Accump Jump III Jump if Accump Jump III Jum	
RLC  RR  RRC  SWAP  Branching Instructions  ACALL addr11 Absolute subrouting RET  RETI Return from Sure RETI Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (red)  JMP  @A+DPTR  Rotate Accumulator  Rotate Accumulator  Rotate Accumulator  Rotate Accumulator  Advance Accumulator  Return from Sure Return from In Absolute jump addr16 Long jump SJMP rel Short jump (red)  JMP  @A+DPTR  JUmp indirect in DPTR  JUmp if Accumulator  Jump if Accumulator  Rotate Accumulator  Rotate Accumulator  Swap Nibbles Accumulator  Branching Instructions  Accumulator  Branching Instruc	
RRC  RRC  RRC  SWAP  Branching Instructions  ACALL addr11 Absolute subrous addr16 Long subroutin RET  RETI Return from Sure RETI Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (red)  JMP  @A+DPTR  JZ  rel  through Carry Rotate Accumulator  Branching Instructions  Accumulator  Long subroutin Return from Sure Return from In Return from In Absolute jump addr16 Long jump SJMP rel Short jump (red)  JMP  @A+DPTR  JUmp indirect in DPTR  JUmp if Accumulator  Jump if Accumulator  Jump indirect in DPTR  Jump if Accumulator  Jump if Accumulator  Jump indirect in DPTR  Jump if Accumulator	
RR RRC RRC RRC RRC RRC ROtate Accumm Rotate Accumm Through Carry Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subroutin RET Return from su RETI Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (re JMP @A+DPTR JZ rel Jump if Accum Jump if Accum Jump if Accum	12
RRC Rotate Accumment Through Carry Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subrouting RET Return from Summer Return from Instruction Instructi	
SWAP  SWAP  Through Carry Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subrouting RET Return from Subrouting RETI Return from Instruction Instruction Instruction RETI Return from Instruction Instruction Instruction Instruction AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (red JMP @A+DPTR Jump indirect instruction DPTR JZ rel Jump if Accum Jump if Accum Jump if Accum	
SWAP Swap Nibbles Accumulator  Branching Instructions  ACALL addr11 Absolute subrouting RET Return from Substitution RETI Return from Instruction AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (result of the part	
Branching Instructions  ACALL addr11 Absolute subrouting RET Return from Sure RETI Return from Instruction Instruc	7
ACALL addr11 Absolute subroute RET Return from Subrouting RET Return from Information AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (result of the part	within the 12
LCALL addr16 Long subroutin RET Return from SU RETI Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (re JMP @A+DPTR JZ rel Jump if Accun Jump if Accun	
LCALL addr16 Long subroutin RET Return from SU RETI Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (re JMP @A+DPTR JZ rel Jump if Accun Jump if Accun	outine call 24
RET Return from su RETI Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (re JMP @A+DPTR Jump indirect in DPTR JZ rel Jump if Accun Jump if Accun	
RETI Return from In AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (re  JMP @A+DPTR Jump indirect in DPTR  JZ rel Jump if Accun Jump if Accun Jump if Accun	
AJMP addr11 Absolute jump LJMP addr16 Long jump SJMP rel Short jump (re  JMP @A+DPTR Jump indirect in DPTR  JZ rel Jump if Accun Jump if Accun Jump if Accun	
LJMP addr16 Long jump  SJMP rel Short jump (re  JMP @A+DPTR Jump indirect p DPTR  JZ rel Jump if Accun  Jump if Accun  Jump if Accun	•
SJMP rel Short jump (re  JMP @A+DPTR Jump indirect in DPTR  JZ rel Jump if Accum  Jump if Accum  Jump if Accum	24
JMP @A+DPTR Jump indirect in DPTR  JZ rel Jump if Accum  Jump if Accum  Jump if Accum	elative addr) 24
JZ rel Jump if Accun Jump if Accun Jump if Accun	
Jump if Accun	nulator is Zero 24
'/aro	
Zero	iret two openede
	irst two operands
	ot equal; Set C if second operand,
@Ri,#data,rel otherwise clean	
Rn,rel Decrement firs	
JNZ direct,rel jump if not zer	
NOP NO Operation	ro 24 12

	Possible	T	Oscillator	
Instruction	Operands	Description	Periods	
Data Tuanafa	•	l		
Data Transfe	er			
	A,Rn			
	A,direct			
	A,@Ri			
	A,#data			
MOV	Rn,A	Move src to dest	12	
	Rn,#data			
	direct,A			
	@Ri,A			
	@Ri,#data			
	Rn,direct			
	direct,Rn			
	direct,direct			
MOV	direct,@Ri	Move src to dest	24	
	direct,#data			
	@Ri,direct			
	DPTR,#data1			
	6	N. G. I. I.		
MOVC	A,@A+DPTR	Move Code byte to	24	
	A,@A+PC	Accumulator		
	A,@Ri	Move External RAM byte		
MOVX	A,@DPTR	to Accumulator	24	
	@Ri,A	Move Accumulator		
	@DPTR,A	contents to External RAM		
PUSH	direct	Push direct byte to stack	24	
POP		Pop direct byte from stack	24	
İ	A,Rn			
XCH	A,direct	Exchange bytes	12	
	A,@Ri			
XCHD	A,@Ri	Exchange lower-order	12	
	,	digits of the two operands		
Boolean Vari	iable Instructions	S		
CLR		Clear bit		
SETB	C	Set bit	12	
CPL	bit	Complement bit	1	
ANL	C,bit	AND source to Carry	2.4	
ORL	C,/bit	OR source bit to Carry	24	
RL		Rotate Accumulator Left	12	
MOV	C,bit	Move see hit to doct hit	12	
MOV	bit,C	Move src bit to dest bit	24	
JC	- rel	Jump if Carry is set	24	
JNC	161	Jump if Carry is not set	] 24	
JB	hit nol	Jump if bit is set	2.4	
JNB	bit,rel	Jump if bit is NOT set	24	
JBC	bit,rel	Jump if Bit is set & clear it	24	

Effects of some arithmetic instructions on flags									
Instruction	Flag								
msu ucuon	C	OV	AC						
ADD	X	X	X						
ADDC	X	X	X						
SUBB	X	X	X						
MUL	0	X							
DIV	0	X							
DA	X								
RRC	X								
RLC	X								
$0 \Rightarrow$ Flag is c	leared; $X \Rightarrow Fla$	ng is affected							

# **Special Function Registers**

80	P0	SP	DPL	DPH			PCON	87
88	TCON	TMOD	TL0	TL1	TH0	TH1		8F
90	P1							97
98	SCON	SBUF						9F
AØ	P2							A7
A8	IE							AF
BØ	P3							В7
В8	IP							В9
CØ								C7
С8								CF
DØ	PSW							D7
D8								DF
E0	ACC							E7
E8								EF
FØ	В							F7
F8								FF

Blue background are I/O port SFRs Yellow background are control SFRs Green background are other SFRs

Grey boxes unusable addresses, registers in first column are bit addressable

# **TCON Register**

TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE.

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	]
TF1	TCON.7					are when the		counter 1 overflows. Cleared by hardware as
TR1	TCON.6	Time	r 1 run cor	ntrol bit. Se	et/cleared b	by software	to turn Ti	mer/Counter 1 ON/OFF.
TF0	TCON.5		er 0 overflo essor vect				ne Timer/C	counter 0 overflows. Cleared by hardware as
TR0	TCON.4	Time	r 0 run cor	ntrol bit. Se	et/cleared b	oy software	to turn Ti	mer/Counter 0 ON/OFF.
IE1	TCON.3		rnal Interru ware wher				when Ext	ernal Interrupt edge is detected. Cleared by
IT1	TCON.2	Inter		control bit	. Set/clear	ed by softv	are to spe	cify falling edge/low level triggered External
IE0	TCON.1		rnal Interru ware wher				when Ext	ernal Interrupt edge detected. Cleared by
IT0	TCON.0	Inter Inter		control bit	. Set/clear	ed by soft	vare to spe	ecify falling edge/low level triggered External

\*These flags cleared automatically by hardware only if edge triggered (otherwise have to be cleared by software)

# **TMOD**

TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE.



When TRx (in TCON) is set and GATE = 1, TIMER/COUNTERx will run only while INTx pin is high (hardware control). When GATE = 0, TIMER/COUNTERx will run only while TRx = 1 (software control). GATE

Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from Tx input pin).

M1 Mode selector bit. (NOTE 1)

MO Mode selector bit. (NOTE 1)

### NOTE 1:

M1	МО	Op	erating Mode
0	0	0	13-bit Timer (8048 compatible)
0	1	1	16-bit Timer/Counter
1	0	2	8-bit Auto-Reload Timer/Counter
1	1	3	(Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standart Timer 0 control bits. TH0 is an8-bit Timer and is controlled by Timer 1 control bits.
1	1	3	(Timer 1) Timer/Counter 1 stopped.

# **Interrupts**

#### INTERRUPTS:

Source:

8052.com

To use any of the interrupts in the 80C51 Family, the following three steps must be taken

- 1. Set the EA (enable all) bit in the IE register to 1.
- 2. Set the corresponding individual interrupt enable bit in the IE register to 1.
- 3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt. See Table below.

ı	INTERRUPT SOURCE	VECTOR ADDRESS
	IE0	0003H
	TF0	000BH
	IE1	0013H
	TF1	001BH
	RI & TI	0023H

In addition, for external interrupts, pins INT0 and INT1 (P3.2 and P3.3) must be set to 1, and depending on whether the interrupt is to be level or transition activated, bits ITO or IT1 in the TCON register may need to be set to 1

ITx = 0 level activated

ITx = 1 transition activated

# **Interrupt Enable Register**

# IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled.

EA	_	_	ES	ET1	EX1	ET0	EX0		
EA	IE.7		bles all inte						
-	IE.6	Not i	implemente	ed, reserve	ed for future	e use.*			
_	IE.5	Not i	implemente	ed, reserve	ed for future	e use.*			
ES	IE.4	Enal	Enable or disable the serial port interrupt.						
ET1	1 IE.3 Enable or disable the Timer 1 overflow interrupt.								
EX1	IE.2	Enal	ole or disal	ole Externa	al Interrupt	1.			
ET0	IE.1	Enal	ole or disal	ole the Tim	er 0 overfl	ow interrup	ot.		
EX0	IE.0	Enal	ole or disal	ole Externa	al Interrupt	0.			
* User so	oftware should	d not write 1	s to reserve	d bits. Thes	e bits may b	e used in fu	ture 80C51		

# **Interrupt Priority**

In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1. Remember that while an interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt

PRIORITY WITHIN LEVEL: Priority within level is only to resolve simultaneous requests of the same priority level

From high to low, interrupt sources are listed below:

IE1 TF1 RI or TI

IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt has a lower priority and if the bit is 1 the corresponding interrupt has a higher priority.

1 -		8=8	PS	PT1	PX1	PT0	PX0
-	IP.7	Not	implemen	ted, reserv	ed for futur	e use.*	
-	IP.6	Not	implemen	ted, reserv	ed for futur	e use.*	
	IP.5	Not	implemen	ted, reserv	ed for futur	e use.*	
PS	IP.4	Defi	Defines the Serial Port interrupt priority level.				
PT1	IP.3	Defi	Defines the Timer 1 interrupt priority level.				
PX1	IP.2	Defines External Interrupt 1 priority level.					
PT0	IP.1	Defines the Timer 0 interrupt priority level.					
PX0	IP.0	Defi	nes the Ex	dernal Inte	rrupt O prio	rity level.	

\* User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features.

## EE309 (Autumn 2013) - MidSem Solutions

### Question 1:

POP DPH ; COPY HIGHER BYTE OF ADDRESS POP DPL ; COPY LOWER BYTE OF ADDRESS

CLR A ;

JMP @A+DPTR ; JUMP TO THE NEXT ADDRESS, FROM WHICH A CALL FUCTION

IS USED


### **Marking Scheme:**

- 0.5 Mark if you have given idea that : the address is available in stack
- o 1 Mark if you have taken the address using POP instructions
- 1.5 Mark if you have done the above and do some jump improperly
- 2 Mark if you have done all these steps without any logical errors

#### • Notes:

- JUMP (with any fixed label) cannot replace RET function of any subroutine
- No marks reduced for changing the order of first three instructions or syntax errors

### Question 2:



# Marking Scheme :

- 0.5 Mark if you have drawn the above diagram(or any other representations) with some sort of logical errors(or wrong marking of labels)
- 1 Mark if you have drawn the above diagram (or any other representations) without any logical errors

#### Question 3:

```
SETB P3.4
                       ; make P3 as input
MOV THO, 0xFC
                       ; #252
                                                                                              Order is
                                                                                              not
MOV TL0, 0x18
                       ; #24
                                                                                              important
                       ; lower nibble has to be 5 : GATE0=0, C/T bar = 1, and Mode 1
TMOD 0xY5
SETB EA
                       ; IE.7
SETB ETO
                       ; IE.2
SETB TRO
                       ; this should be the last instr
```

### **Marking Scheme:**

- 7 instructions + 1 order = 8
  - Each couple of errors cost 0.5marks

4.

- a) No. of T states = 12 (3(OF)+1(Decoding)+3(MR)+3(MW)+2(SP decrement)) (1mark for the correct answer)
- b) PUSH rp: The contents of the register pair are copied into the stack.
- $((SP)-1) \leftarrow (rh)$
- $((SP)-2) \leftarrow (rl)$
- $(SP) \leftarrow (SP)-2$

This means, the stack pointer register is decremented and the contents of the high order register (B, D, H, A) are copied into that location. The stack pointer register is decremented again and the contents of the low-order register (C, E, L, flags) are copied to that. Each decrement operation requires 1 T state and hence, 2 extra states are required in during execution of PUSH rp.


(full mark if you mention the reason as "SP decremented twice")

c) In POP rp, the contents of the memory location pointed out by the stack pointer register are copied to the low-order register (C, E, L, status flags) of the operand. The stack pointer is incremented by 1 and the contents of that memory location are copied to the high-order register (B, D, H, A) of the operand. The stack pointer register is again incremented by 1. But here, the increment happens in parallel to the copying operation and hence no extra T states are required. While in PUSH rp, decrement has to be done prior to copying and hence extra T states are required. (full mark if you mention "SP increments in parallel")

5	
J	

	A8-15	AD0-7	Marks allotment
Opcode Fetch	10	FF, CALL	1
Memory Read	11	00, 00	1.5
Memory Read	11	01, 40	
Memory Write	12	33, 11	1.5
Memory Write	12	32, 02	





## Marking Scheme:

- Proper understanding of the problem and identification of handshake signals 0.5
   mark
- Identifying proper port(s) in 8051 for data transfer 0.5 mark
- Generating proper interrupt 0.5 mark
- Proper usage of READY, RD, WR and IO signals 0.5 mark

```
6 b) Marking Scheme for a sample code:
; Initialization of ports in 8051 - 1 mark
; 0.5 mark if any one instruction is correct and 1 mark if all instructions are correct
```

MOV P0, #0FFH MOV P1, #0FFH

MOV P2, #0FFH

; Initialization of required bit addressable registers - 1 mark

; 0.5 mark if any one instruction is correct and 1 mark if all instructions are correct

SETB EX0/1E.0 SETB IT0/TCON.0

SETB EA/IE.7

; ISR for read and write - 2 marks

MOV A,P0; getting proper RAM address - 0.5 mark

ANL A, #7FH MOV R0, A

JNB P3.1, READ; selection of read or write operation - 0.5 mark

JNB P3.3, WRITE

JMP DONE

READ: ; instructions for read operation - 0.5 mark

MOV P1, @R0

**CLR P3.0** 

JMP DONE

WRITE: ; instructions for write operation - 0.5 mark

**CLR P3.0** 

MOV @R0, P1

DONE:

MOV PO, #0FFH

MOV P1, #0FFH


MOV P2, #0FFH

**RETI** 

Note: There is a special case if the address is zero itself (i.e. the address of R0). This case can be dealt with separately by first checking for this condition. If this condition is true, data can directly be moved between P2 and R0. Also, ideally the value in R0 should be stored in a temporary register such as B when this R0 is being used to store indirect transfer address. However, no one is being penalized if these cases are not considered.

Question 7:

**Flow Chart** 



Sample Code for Q7:

```
Subroutine_start: PUSH A

MOV A, R0

ADD A, #01

DA A

MOV R0, A

JNC return

MOV A, R1

ADD A, #1

DA

MOV R1, A

JNC return

SETB OV

return: POP A

RET
```

(Ideally OV should be cleared also in case there is no roll-over of the counter, but we're not giving/deducting marks for this as it was not explicitly mentioned.)

0.5 marks for PUSH and POP of ACC.

#### **Question 8:**

CLR C ; Carry = 0 MOV A, DPL ; DPL  $\rightarrow$  A

SUBB A, #34H ; A = A - #34H i.e. DPL - #34H MOV DPL, A ;  $A \rightarrow$  DPL, result stored in DPL

MOV A, DPH ; DPH  $\rightarrow$  A

SUBB A, #12H ; A = A - #12H i.e. DPH - #12H MOV DPH, A ;  $A \rightarrow$  DPH, result stored in DPH

#### Question 9:

(a) SETB P1.0 ; P1.0 latch  $\leftarrow$  1; P1.0 pin = 0 (due to external wire to gnd);

CPL P1.0 ; P1.0 latch = 0 (complement of last P1.0 latch value),

;since it is a read-port-write instruction

MOV C, P1.0 ; P1.0 pin  $\rightarrow$  C i.e. C = 0 (read from pin)

State of Carry flag = 0 ; (0.5 Marks) Reason: C gets P1.0 pin (=0), status of P1.0 latch doesn't matter; (0.5 Marks)

(b) State of Carry flag = 0 ; (0.5 Marks)

Reason: P1.0 latch=0 after second instruction as in (a). Therefore, even if ground wire is removed, the pin status remains 0. Therefore,  $C \leftarrow P1.0 \text{ pin (=0)}$ ; (0.5 Marks)