### EE309(S2): Microprocessors

Spring 2025

[Week#5 Slides]

Instructor: Shalabh Gupta

#### Interrupts:

TCON: Interrupt Control Register

Courtesy: 8051 Manual

Table 2-3. TCON Register - TCON (S:88h)


Timer/Counter Control Register.

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TRO	IE1	IT1	IEO	ITO

Bit Number	Bit Mnemonic	Description			
7	TF1	Timer 1 Overflow Flag Cleared by hardware when processor vectors to interrupt routine. Set by hardware on timer/counter overflow, when the timer 1 register overflows.			
6	TR1	Timer 1 Run Control Bit Clear to turn off timer/counter 1. Set to turn on timer/counter 1.			
5	TF0	Timer 0 Overflow Flag Cleared by hardware when processor vectors to interrupt routine. Set by hardware on timer/counter overflow, when the timer 0 register overflows			
4	TR0	Timer 0 Run Control Bit Clear to turn off timer/counter 0. Set to turn on timer/counter 0.			
3	IE1	Interrupt 1 Edge Flag Cleared by hardware when interrupt is processed if edge-triggered (see IT1). Set by hardware when external interrupt is detected on INT1# pin.			
2	IT1	Interrupt 1 Type Control Bit Clear to select low level active (level triggered) for external interrupt 1 (INT1#) Set to select falling edge active (edge triggered) for external interrupt 1.			
1	IE0	Interrupt 0 Edge Flag Cleared by hardware when interrupt is processed if edge-triggered (see IT0). Set by hardware when external interrupt is detected on INT0# pin.			
0	IT0	Interrupt 0 Type Control Bit Clear to select low level active (level triggered) for external interrupt 0 (INT0#) Set to select falling edge active (edge triggered) for external interrupt 0.			

Reset Value = 0000 0000b

# TMOD: Timer Modes



Courtesy: 8051 Manual


Table 2-4. TMOD Register - TMOD (S: 89h) TMOD - Timer/Counter 0 and 1 Modes

GATE1 C/T1#		M11	M01	GATE0	C/T0#	M10	Moo				
Bit Number	Bit Mnemonic	Description									
7	GATE1	Clear to enable tin	Timer 1 Gating Control Bit Clear to enable timer 1 whenever the TR1 bit is set. Set to enable timer 1 only while the INT1# pin is high and TR1 bit is set.								
6	C/T1#	Clear for timer ope	Fimer 1 Counter/Timer Select Bit  Clear for timer operation: timer 1 counts the divided-down system clock.  Set for Counter operation: timer 1 counts negative transitions on external pin T1.								
5	M11	711 Timer 1 Mode Select Bits									
4	M01	M11 M01 C 0 0 M 0 1 M 1 0 M	11 at overflow.								
3	GATE0	Clear to enable tin	Timer 0 Gating Control Bit Clear to enable timer 0 whenever the TR0 bit is set. Set to enable timer/counter 0 only while the INT0# pin is high and the TR0 bit is set.								
2	C/T0#	Clear for timer ope	Timer 0 Counter/Timer Select Bit Clear for timer operation: timer 0 counts the divided-down system clock. Set for counter operation: timer 0 counts negative transitions on external pin T0.								
1	M10	Timer 0 Mode Se									
0	Moo	0 0 N 0 1 N 1 0 N 1 1 N	Operating mode Mode 0: 8-bit timer/coun Mode 1: 16-bit timer/coun Mode 2: 8-bit auto-reload Mode 3: TL0 is an 8-bit ti ner using timer 1's TR0 a	nter. I timer/counter (TL0) mer/counter.		0 at overflow.					

Reset Value = 0000 0000b


#### Block Diagram: Timer 0 or 1in Mode 0

Figure 2-9. Timer/Counter x (x = 0 or 1) in Mode 0




### Block Diagram: Timer 0 or 1in Mode 1

Figure 2-10. Timer/Counter x (x = 0 or 1) in Mode 1




### Block Diagram: Timer 0 or 1in Mode 2




### Block Diagram: Timer 0 in Mode 3

Figure 2-12. Timer/Counter 0 in Mode 3: Two 8-bit Counters



## TMOD: Timer Modes



The serial port can operate in 4 modes:

**Mode 0:** Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed at 1/12 the oscillator frequency.

**Mode 1:** 10 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

**Mode 2:** 11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

**Mode 3:** 11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except the baud rate. The baud rate in Mode 3 is variable.

Courtesy: 8051 Manual