

The screenshot displays the Logic Analyzer software interface. At the top, there is a toolbar with various controls including Setup, Load, Save, Min/Max, Zoom, Update Screen, Transition, Jump to, Signal Info, Amplitude, Timestamps Enable, Show Cycles, and Cursor. Below the toolbar, the main area shows a timing diagram with 8 channels (P1-P8). Each channel has a trace showing digital signals. A data table is overlaid on the right side of the diagram, showing the state of each channel at a specific time (15.97691 s). The table has columns for Channel, Value, PC \$, and Delta. The channels are P1, P2, P3, P4, P5, P6, P7, and P8. The values are 1, 0, 0, 0, 0, 0, 1, and 0 respectively. The PC \$ values are 0, 0, 0, 0, 0, 0, 0, and 0. The Delta values are 0, 0, 0, 0, 0, 0, 0, and 0. The time range is from 15.752 s to 27.252 s, with a total duration of 11.5 s.

Channel	Value	PC \$	Delta
P1	1	0	0
P2	0	0	0
P3	0	0	0
P4	0	0	0
P5	0	0	0
P6	0	0	0
P7	1	0	0
P8	0	0	0

```
139     SUBB A, #0C0H
140     JC  BETWEEN_128_192
141
```

Port 1

P1: 0x20

Pins: 0x20

Memory 1 🔍 ✖

[illegible]

Call Stack + Locals | Memory 1

CAP	NUM	SCRL	OVR	R/W
-----	-----	------	-----	-----

The timing diagram displays eight digital signals (P1) over a time range from 6.472 s to 236.472 s. The signals are color-coded: black, blue, red, and green. A vertical blue cursor is positioned at 193.072 s. The diagram includes a toolbar with various controls like Load, Save, Min/Max, Grid, Zoom, and Update Screen.

```
139     SUBB A, #0C0H
140     JC  BETWEEN_128_192
141
```

Memory 1 🔍 ✖

[illegible]

Call Stack + Locals Memory 1

Simulation	t1: 140.62851650 sec	L50 C:1	CAP	NUM	SCRL	OVR	R/W
------------	----------------------	---------	-----	-----	------	-----	-----

