

Processors Architecture in Mobile Phones and Personal Computers (CST131 – Computer Organisation)

Fatini Nadhirah binti Mohd Nain (128320), Farah Mursyidah Binti Fuahaidi (144395), Nor
Athirah binti Abdul Rahim (143880)

*School of Computer Sciences
Universiti Sains Malaysia
11800 USM Penang*

Abstract

The processor is the most important and crucial component in any devices as it is called the computer's brain. The processor generally is to control the operations of the computer and perform its data processing functions. The processor is the one that runs the program, send and receive the signals to keep the computers running. Without processors, computers will not work. Processors make it able for a task to be accomplished as it is the core and the one that handles all the data and instructions and runs the program. Four main functions of it are to decode, fetch, execute and writeback the instruction. Traditionally, there has been just a single processor. Most contemporary computers now use multi-core processors which means the processors all reside on a single chip. This can enhance performance, less power consumption and the tasks will be executed smoothly and more efficient simultaneous processing of multiple tasks.

1. Introduction

Nowadays, the personal computer (PC) widely used in daily life. (B. Tran et al., 2013) PC is defined as a multi-usage computer that has various of size, capabilities, and price [1]. The examples of PC are laptops and desktops. People commonly used PCs for doing their assignments, tasks, and surfing the internet. PCs are common to be worked straightforwardly by an end client or known as a person use the products for the product development, instead of by a PC master or professional. PC time-sharing models that were regularly utilized with bigger, progressively costly minicomputer and centralized computer frameworks, to empower them to be utilized by numerous individuals in the meantime, are not utilized with PCs. Time-sharing is the dissemination of a processing asset to numerous clients by means of multiprogramming or performing multiple tasks [2]. In the 1960s, the early PC proprietors during perpetually institutional or corporate needed to compose their own projects to do any helpful work with the machines. During the 2010s, PC clients approach an extensive variety of business programming, for nothing out of pocket programming or known as freeware and free and open-source programming, which are given in the prepared to run frame. Programming for PCs is regularly created and dispersed freely from the equipment or OS manufacturers [3]. Many PC clients never again need to compose their very own projects to make any utilization of a PC, in spite of the fact that end-client writing computer programs are as yet possible. This appears differently in relation to versatile frameworks, where programming is frequently just accessible through a

producer upheld channel, and end-client program advancement might be disheartened by the absence of help by the manufacturer [4,5]. In the 1990s, Microsoft working the frameworks and Intel equipment have overwhelmed a great part of the PC advertising, first with MS-DOS and afterwards with Windows. (Myers et al., 1998) Options in contrast to Microsoft's Windows working frameworks involve a minority offer of the business. These incorporate Apple's macOS and free and open-source Unix-like working frameworks, for example, Linux. Advanced Micro Devices (AMD) gives the fundamental option in contrast to Intel's processors [7,8,9,10]. Intel Core is one of the processors produced by the Intel Corporation, the oldest and most famous microprocessors company. These processors are introduced to replace the existing Celeron and Pentium processors. The processors important in a personal computer because it's like a brain of computer or the meaning is its need to go through processors in order to read and process the instructions. Intel Core i7 6th generation or known as Sky Lake microarchitecture processor is one of the powerful personal computer processors. Sky Lake was introduced in 2015 after successfully developed and implement the Broadwell architecture [11, 22]. Coffee Lake contains 14 nanometers (nm) lithography process. A lithography process is a semiconductor of the processing nodes.

Besides that, mobile devices such as smartphones, tablets and also single-board computers also have become a vital component in our lives. A mobile device is best defined as a handheld tool made for portability which is compact and light in weight [12]. Tallying with today's sedulous standard, mobile devices keeps expanding with new inventions[13]. As we can see today, significant changes in the processor architecture of mobile phone have brought to the transformation of a typical mobile phone of the 1990s to modern smartphones due to technological advancements of it [14]. A mobile device especially a smartphone becomes even more indispensable as it is functioned more than just a communication tool. Smartphones now are compact with great processing power and storage available in desktop just 4-5 years ago[15]. The smartphone's evolution kept growing until the modern smartphone of 2018 exists which comes with large differences in term of hardware and more advanced. Mobile device today's was introduced with various difference of its component and also its capabilities such as there's way more memory, more powerful and far faster devices, can use multiple application at the same time, best of HD's cameras, can stream music and video easily as well as online gaming and the most important thing is the battery lasts for days instead of minutes or a couple hours[16]. In the other word, we can say that these type of mobile device are more or like computer system because they are powerful enough to do many of the same things that can be done with a desktop or laptop computer. As the mobile device has multiple application so a multitasking processor is needed in order to support it. The function of the processor is to read and execute the instruction entered by the users[17]. Huawei Kirin 980 chip is the one of the most powerful android processor special for Huawei. Following Apple's A12, HiSilicon Kirin 980 has been released by Huawei by its own custom 7nm ARM System on a Chip[18]. In this assignment, we are going to focused on the differences between the mobile device and the PC processor in term of CPU structure, input/output operation and memory.

2. The Organizations and Architecture Processors for Mobile Phones and Personal Computer

The processor act as the ‘brain’ of each device as its functions to handle the instruction entered by the users. System on Chip is designed on a mobile device’s processor in order to support the application running on the mobile phone.

2.1. CPU structure.




Figure 1: Arm Cortex A-76 microarchitecture overview

An intelligent flex-scheduling mechanism that utilizes by Kirin 980 as a CPU subsystem eventually design a 3-level energy efficiency architecture[19]. It consists of two super-big core based on Cortex-A76 @ 2.6GHz, two big cores based on Cortex-A76 @ 1.92 GHz, and four little core base on Cortex-A55 @1.8 GHz with 4MB shared L3 cache[20]. As it provides more precise scheduling layer, CPU is not only can adapt flexibly in heavy-load, medium-load, and high-load scenarios, but CPU power consumption can also decrease in actually integrated service scenarios[21]. Cortex-A-76 possess two simple arithmetic local units for basic math and bit shifting, one multi-cycle integer and combined simple Alu to perform multiplication and, a branch unit. It completes with two SIMD NEON execution pipelines (handle floating point divide and multiply-accumulate instructions). These two combinations of 128-bit-pipes allow twice the bandwidth of Arm’ prior CPUs for its single instruction multiple data extensions. In the term of the instruction cycle, Cortex- A76 moves over to a 4 instruction per cycle which is decode path rising to eight 16-bit instructions, compare to A-75 with only three and A-72 with only 2 instead. It shows that CPU Core can dispatch up to eight micro-operations per cycle, instead of A75 with 6 and A73 with 4 [22].




Figure 2: The overall Intel Core i7 6th Generation Pipeline

Figure 2 shows the overall of Intel Core i7 6th Generation Pipeline. The pipeline can be group into four phases which are front-end, execution engine and memory [24]. The objective of front-end is bolstering the back-end with an adequate stream of activities which it gets by interpreting guidelines originating from memory. The front-end has two noteworthy pathways: the micro-operations (μ OPs) store way and the heritage way. The heritage way is the conventional way whereby variable-length x86 directions are gotten from the dimension 1 guidance reserve, lined, and therefore get decoded into more straightforward, settled length μ OPs. The option and the significantly more wanted way is the μ OPs store way whereby a reserve containing as of now decoded μ OPs gets a hit enabling the μ OPs to be sent specifically to the translate line. Despite which way a guidance winds up taking it will inevitably touch base at the disentangle line. The IDQ speaks as far as possible of the front-end and the all together piece of the machine and the beginning of the execution motor which works out-of-arrange. In the back-end, the miniaturized scale activities visit the reordering support. It's there where enlist distribution, renaming, and resigning happens. At this stage, various different enhancements are likewise done. From the reorder cradle, μ OPs are sent to the bound together scheduler. The schedule has various leave ports, each wired to a lot of various execution units. A few units can perform fundamental ALU activities, others can do augmentation and division, with a few units prepared to do increasingly complex tasks, for example, different vector activities. The schedule is successfully responsible for lining the μ OPs on the fitting port so they can be executed by the suitable unit. Some μ OPs manage memory gets to fetch and store. Those will be sent on committed scheduler ports that can play out those memory tasks. Store tasks go to the store cradle which is likewise equipped for performing sending when required [25]. Similarly, Load tasks originate from the heap support. Sky Lake highlights a committed 32 KiB level 1 information store and a devoted 32 KiB level 1 guidance reserve. It additionally includes a centre private 256 KiB L2 store that is shared by both of the L1 reserves. Each centre

appreciates a cut of the third dimension of reserve that is shared by all the centre. For Sky Lake, there are either two centres or four centres associated together on a solitary chip.

As far back as the presentation of the advanced power the board unit on a microchip, it was adequately the job of the working framework to decide the ideal working recurrence and voltage for the present outstanding burden. At the point when the CPU usage topped, it was the job of the working framework to knock up the recurrence to assist adapt to it. The issue has dependably been the impediment of the working framework. One such significant constraint is the granularity of the working framework reaction time - generally during the 10s of milliseconds (anything lower than that would almost certainly be excessively concentrated and would not yield better outcome). A second real issue is that the working framework doesn't have a prompt perception of the microarchitectural conduct of the outstanding burden. Intel presented Speed Shift with Skylake, another system for rapidly exchanging centre frequencies in light of intensity loads. Intel presented another unit called Package Control Unit (PCU) which is adequately an undeniable microcontroller that gathers and tracks numerous inside SoC measurements and also outside power telemetry, for example, Psys and iMon. PCU is likewise equipped for interfacing with the OS, BIOS, and DPTF. Speed Shift enhances the execution of recurrence moving by off-stacking the control from the working framework to the PCU. Speed Shift successfully takes out the requirement for the OS to deals with the P-states. However, it has the last say. Intel calls this "self-ruling P-state", permitting Speed Shift to kick in a matter of just ~1 millisecond. Speed Shift viably decreases hitting top recurrence in around ~30 ms from more than 100 ms. While Speed Shift is prepared to do full range move as a matter of course, the working framework can set the base QoS, most extreme recurrence and power/execution clues when wanted. The last outcome ought to be higher execution and extraordinarily higher responsiveness at power compelled frame factors.

Skylake incorporates some of extra power enhancement changes. Advanced Vector Extensions (AVX) is currently controlled gated, before Skylake, AVX was not control gated which implied it was powerless to spillage. Beginning with Skylake, that guidance is full power gated and kill when not utilized. Numerous more established/inheritance underused assets have been downscaled. Different situation based power advancements were done, including the inert power is diminished further. C1 state control decrease. For explicit errands, for example, spilling, Skylake is equipped for shutting down specific parts of the GPU keeping up the power on to the basic segments required for that reason. Its also need 5 cycles per instruction to be delivered to pre-decode or called it as fetch instruction.

2.2 Memory

Memory subsystem (caches, the memory controller) also is very important to ensure the machine to work well. Although CPU can incredibly wide as well as have any amount of execution resources, it also can be spoiled if the memory subsystem fails to keep the

machine properly fed with the data [22]. Other beneficial of Kirin 980 processor which use Cortex A-76 had offers improved single core throughput, lower latency memory access and sustained performance. 4MB of memory in the second generation DynamIQ shared unit by the L3 cache. Smartphone product will likely crap out at a maximum of 2 MB, boast to the lower performance. Level parallelism of the memory is the point as it management unit can control 68 in-flight loads, 72 in-flight stores, and 20 outstanding non-prefetch misses. the optimising of the cache for the latency also resulted that only 4 cycles mistaken to access L1 cache, nine cycles to L2, and 31 cycles to go out to the L3 cache. As the conclusion memory can access faster and help to speed up the execution[23]. Kirin 980 has 20 per cent better bandwidth and 22 per cent lower latency than the other processor and Kirin 980 has supported 2133 MB RAM.

Translating the variable-length, conflicting, and complex x86 directions is a non-trivial assignment. It's additionally costly as far as execution and power. Consequently, the most ideal path for the pipeline to keep away from those things is to just not unravel the directions. This is the activity of the μ OP reserve or the Decoded Stream Buffer (DSB) [25]. Skylake's μ OP reserve is sorted out also to every single past age since its presentation in Sandy Bridge, anyway both the transfer speed and the following window was expanded. The reserve is sorted out into 32 sets of 8 store lines with each line holding up to 6 μ OP for a sum of 1,536 μ OPs. Since Sandy Bridge, the μ OP reserve worked on 32-byte get windows. In Skylake, the window measure has been multiplied to 64 bytes. The small scale task reserve is intensely shared between the two strings and can likewise hold pointers to the microcode. The μ OP store has a normal hit rate of 80% or more prominent. A hit in the μ OP considers up to 6 μ OPs per cycle to be sent specifically to the Instruction Decode Queue (IDQ), bypassing all the pre-deciphering and unravelling that some way or another must be finished [26]. While the inheritance interprets way works in 16-byte guidance get windows, the μ OP reserve has no such limitation and can convey 6 μ OPs/cycle comparing to a lot greater 64-byte window. The data transmission was brought down at 4 μ OP per cycle. The 1.5x data transmission increment enormously enhances the quantities of μ OP that the back-end can exploit in the out-of-order some portion of the machine. This change endeavours to enhance guidance rate by lightening bubbles, anyway everything is still hard-restricted by the rename and resign which puts an outright roof rate of four melded μ OPs per cycle. The RAM in L2 is 8MB.

Sky Lake is separated into various clock areas, each controlling the clock recurrence of their particular unit in the processor. All clock spaces are some numerous of the transport clock (BCLK). Bus/Base Clock (BCLK) is the framework transport interface recurrence. The base clock is 100 MHz. Center Clock is the recurrence at which the centre and the L1 and L2 stores work at. Ring Clock is the recurrence at which the ring interconnect and Last Level Cache (LLC) work. Information from/to the individual centres is perused/composed into the L3 at a rate of 32B/cycle working at Ring Clock recurrence. IGP Clock is the recurrence at which the incorporated illustrations works at. Information from/to the GPU is perused/composed into the LLC at a rate of 64B/cycle working at this recurrence also. Memory Clock (MemClk) is The recurrence at which the framework DRAM works [27]. Measure information is transferred at a rate of 8B/cycle working at MemClk recurrence. eDRAM Clock is the recurrence at which the implanted DRAM

works. Information is perused/composed from/to the LLC at a rate of 32B/cycle working at this recurrence also.

2.3 Control Unit Operation

Secure mode that sets by an application processor of the communication processor through a control bus, and access control unit. This can set or change an access control of the communication processor referred to an address region and an access permission of the communication processor. Control operations accessed performed by SoC of the respective hardware block, using an access control unit. As the various systems are integrated in SoC, control operation had accessed based to the secure attributes and also access permissions of the system[35].

On their first pass, guidelines ought to have just been prefetched from the L2 reserve and into the L1 store. The L1 is a 32 KiB, 8-way set acquainted store, indistinguishable in size and association to past ages [30]. Skylake getting is done on a 16-byte bring window. A window estimate that has not changed in various ages. Up to 16 bytes of code can be gotten each cycle. Note that fetcher is shared equitably between the two strings with the goal that each string gets each other cycle. Now they are as yet large-scale operations such as variable-length x86 engineering guidance). Directions are brought into the pre-disentangle cushion for beginning readiness. x86 guidelines are mind-boggling, variable length, have conflicting encoding, and may contain various activities. At the pre-interpret support, the directions limits get distinguished and checked. This is a genuinely troublesome assignment on the grounds that every guidance can change from a solitary byte as far as possible up to fifteen. Besides, deciding the length requires investigating two or three bytes of the guidance. Notwithstanding limit stamping, prefixes are likewise decoded and checked for different properties, for example, branches. Similarly, as with past microarchitectures, the pre-decoder has a throughput of 6 large scale operations for each cycle or until every one of the 16 bytes are devoured, whichever happens first. Note that the pre-decoder won't stack another 16-byte obstruct until the point when the past square has been completely depleted [31]. For instance, assume another lump was stacked, bringing about 7 directions. In the principal cycle, 6 directions will be prepared and an entire second cycle will be squandered for that last guidance. This will create the much lower throughput of 3.5 guidelines per cycle which is impressively not exactly ideal. Similarly, if the 16-byte square brought about only 4 directions with 1 byte of the fifth guidance got, the initial 4 guidelines will be prepared in the primary cycle and a second cycle will be required for the last guidance. This will create a normal throughput of 2.5 directions per cycle. Note that there is a unique case for length-evolving prefix (LCPs) which will bring about extra pre-translating costs. The genuine code is frequently under 4 bytes which for the most part results in a decent rate. The majority of this works alongside the branch expectation unit which endeavours to figure the stream of guidelines. In Skylake, the branch indicator has likewise been progressed. The branch indicator presently has diminished punishment such as bring down inactivity for wrong direct bounce target forecast. Furthermore, the indicator in Skylake can assess further in the byte stream than in past designs. The personal upgrades done in the branch indicator were not additionally revealed by Intel. The pre-decoded

guidelines are conveyed to the Instruction Queue (IQ). In Broadwell, the Instruction Queue has been expanded to 25 sections copied over for each string. It's hazy if that has changed with Skylake. One key advancement the guidance line does is full-scale operation combination. Skylake can intertwine two full-scale operations into a solitary complex one of every various case. In situations where a test or contrast guidance and a resulting contingent hop is distinguished, it will be changed over into a solitary think about and-branch guidance. Those intertwined guidelines stay combined all through the whole pipeline and get executed as a solitary task by the branch unit in this manner sparing data transmission all over. Just a single such combination can be performed amid each cycle. Up to five, 3 + 2 combined or up to 4 unfused pre-decoded directions are sent to the decoders each cycle. Like the fetchers, the Decoders shift back and forth between the two string each cycle. Decoders read in full-scale tasks and radiate customary, settled length μ OPs. Skylake speaks to a major genealogical change from the last couple of micro-architectures. Skylake's pipeline is more extensive than its antecedents. Skylake includes another basic decoder. The five decoders are awry; the first, Decoder 0, is a mind-boggling decoder while the other four are basic decoders. A straightforward decoder is equipped for deciphering guidelines that produce a solitary combined μ OP. On the other hand, an intricate decoder can disentangle somewhere in the range of one to four intertwined μ OPs. Skylake is currently fit for unravelling 5 full-scale operations for each cycle or 25% more than Broadwell, anyway, this does not make an interpretation of specifically to coordinate IPC elevate because of different other all the more limiting focuses in the pipeline. Intel decided not to build the number of complex decoders since it's a lot harder to separate extra parallelism from the μ OPs discharged by a mind-boggling guidance. By and large up to 5 basic directions can be decoded each cycle with lesser sums if the intricate decoder needs to radiate option μ OPs. For instance, for each extra μ OP, the mind-boggling decoder needs to discharge, 1 less basic decoder can work. As such, for each extra μ OP, the unpredictable decoder emanates, one less decoder is dynamic.

3. Differences between Organization and Architecture of Mobile Phones and Personal Computers

Organization and Architecture Categories	HiSilicon Kirin 980	Intel Core i7 6th Generation
Implementation	In mobile phones - Huawei	In Personal Computer
CPU Structure	4 instruction per cycle	5 cycles per instructions.
Memory	2133 MB RAM.	8MB of RAM
Control Unit Operation	Control access by hardware block	Fetch to decode

Table 1: Comparisons between HiSilicon Kirin 980 and Intel Core i7 6th Generation

4. Future trends

With the enhancement of the CPU 's mobile version with the upgrade GPU cores, memory interface and many advanced interfaces we can produce a more powerful smartphone. Therefore in order to support next-generation data-centric mobile device, the advances processor architecture should be the plan with the new approach[32]. In order to accomplish the requirement of the next-generation data-centric mobile device, several issues should be made it clear first, for example, power consumption. Some strategies should be taken like used the advanced Silicon Process. This is because using leading-edge silicon process is one of the possibilities to reduce the power usage to manufacture the chips. Beside using clock gating that partially shuts off the chip when they are not being used. Clock Gating is a limited version of clock stopping. Other than those peripheral controllers and the CPU that integrated on the same chip are concerning power saving and system cost although increase the complexity. Offering a standard microprocessor with the companion chip which provides needs is one of the strategies to integrated dedicated interface controllers[33].

Through the span of 2011, Intel will bring out new forms of the second era of the Intel® Core™ processors with eight preparing centers. Intel's long-haul objective is to suit an expansive number of processor on one chip. Future PCs could consequently make totally new programming applications and man-machine interfaces conceivable. The 48-center research processor Single-Chip Computer Cloud (SCC) by Intel speaks to an achievement along this street. The SCC was presented in December 2009 and was basically co-created by Intel in Braunschweig, Germany. It includes 48 completely programmable handling centres with an Intel design – more than have at any point been incorporated previously on a solitary silicon chip. Moreover, the chip has a quick system, which empowers the trade of information between the registering centres and new power the board innovations for to a great degree high vitality proficiency. The 48 centres require just 25 Watts in the inert state or 125 Watts at most extreme execution – that is similar to the power utilization of two standard family unit lights. So as to quicken the improvement of cutting-edge applications and programming for some centre processors (parallel programming), Intel set up the MARC activity (Many-Core Applications Research Community) in September 2010. MARC envelops in excess of 80 explore foundations worldwide with more than 100 undertakings that utilization the 48-center research processor Single-Chip Computer Cloud (SCC) from Intel. In contrast to four-centre processors, the test in programming many-centre programming lies in the appropriation of diverse parallel-executed applications to the correct number of centres. In the meantime, the standard necessities, for example, memory, I/O interfaces and productive information exchange must be guaranteed.

The majority of the improvements referenced, for example, higher registering execution, bring down power utilization, many coordinated capacities and adaptability, apply additionally to the Intel® Atom™ processors, which are utilized in the developing Embedded market close by the Intel® Core™ and Xeon® processors. The zones of use incorporate modern mechanization, therapeutic innovation, In-Vehicle Infotainment (IVI) frameworks in autos, interactive media telephones, smart power meters or advanced signs that can adjust their substance by remote control [34]. Oftentimes, the Embedded variations of the Atom™ processors are extraordinarily

adjusted renditions of the Atom™ models that were initially customized to cell phones (codename Moorestown, future variant Medfield) or tablet PCs (code name Oak Trail). For instance, the Intel® Atom™ processors of the E6xx arrangement (code name Tunnel Creek; "E" represents Implanted) were gotten from the processor in the "Moorestown" cell phone stage. The 45 nm System-on-a-Chip (SoC) arrangement incorporates a processor, memory controller, designs, video encoding and interpreting and sound in a solitary bundle. Moreover, the Intel® Atom™ E6xx arrangement offers the likelihood to interface portion explicit I/O centre points, ASICs, FPGAs or discrete interface work squares specifically to the CPU complex utilizing PCI express. This guarantees the vital adaptability for the Embedded world and its different interface prerequisites. A further improvement is the Intel® Atom™ E6x5 processor, known so far under the code name Stellarton. It depends on the Atom™ processor E6xx and additionally an FPGA from Altera, which is executed as a multi-chip bundle. The Intel® Atom™ E6x5 is along these lines the primary configurable Intel® Atom™ processor. It makes extra adaptability for clients that need to introduce their very own restrictive I/Os or quicken explicit calculations. In an expansion, it enables engineers to adjust their plans rapidly to evolving necessities. Future Atom™ processors from Intel will be produced with little basic widths than the current 45 nm. For instance, the up and coming age of the Intel cell phone stage "Medfield" will be a 32 nm System-on-a-Chip (SoC) arrangement, which will make significantly littler frame factors and lower control utilization conceivable. What's more, what's to come Installed Atom™ processors will be considerably progressively adaptable with respect to execution, control utilization and usefulness. Installed Atom™ processors are as of now accessible today in single and double centre variations, i.e., they offer a couple of processor centres on a chip. Also, the processors will keep on being upgraded for the hard constant necessities of elite electronic control units in the assembling of vehicles, airship and hardware.

5. Conclusion

We witness that processors have travelled and undergone a great evolution throughout their history. The development in mobile devices and personal computers clearly show the importance of powerful processors in electronic devices. The usage of powerful and great processors like Kirin 980 and Intel Core i7 depicts that there will be a lot to come in the future and surely there must be some drastic changes soon. With newer and greater versions of CPU and processors, we will have more great mobile devices and PC with great features and memory interface. The development of processors will ever be increasing as to the demand of certain factors like low-power consumption and great performance, user interfaces and gaming. In the future, we are likely to see even a greater processor and an explosion in the use of specialized units.

References

- [1] B. Tran, “High Definition Personal Computer (PC) CAM” U.S Patent 8,503,539, issued August 6, 2013.
- [2] “What is Time-Sharing? - Definition from Techopedia,” Techopedia.com. [Online]. Available: <https://www.techopedia.com/definition/9731/time-sharing>. [Accessed: December 13, 2018].
- [3] T. Conlon, “The iPad's Closed System: Sometimes I Hate Being Right”, Popular Science, 29-Jan-2010. [Online]. Available: <https://www.popsci.com/gadgets/article/2010-01/ipad's-closed-system-sometimes-i-hate-being-right>. [Accessed: December 2, 2018].
- [4] Daniel H. Brown, J. Whitmarsh, Dave, David Strome, “Overview of update channels for Office 365 ProPlus,” Microsoft Docs. [Online]. Available: <https://docs.microsoft.com/en-us/deployoffice/overview-of-update-channels-for-office-365-proplus>. [Accessed: December 2, 2018].
- [5] Margaret M., Burnett, Christopher, “End-User Development,” The Interaction Design Foundation. [Online]. Available: <https://www.interaction-design.org/literature/book/the-encyclopedia-of-human-computer-interaction-2nd-ed/end-user-development>. [Accessed: December 2, 2018].
- [6] Brad A. Myers. “A brief history of human-computer interaction technology”. *Magazine interactions Interactions*, vol. 5, no. 2, pp. 44-54, April 1998.
- [7] Larry Press. “Before the Altair: the history of personal computing”. *Magazine Communications of the ACM*, vol. 36, no. 9, pp. 27-33, September 1993.
- [8] Daniel Heckenberg. “Using Mac OS X for Real-Time Image Processing”. October 2003.
- [9] S.N. Bokhari. “The Linux operating system”. *Computer*, vol. 28, no. 8, pp. 74-79, August 1995.
- [10] “Advanced Micro Devices (AMD) - IT Sanchar IT Sanchar,” IT Sanchar, 27-Aug-2018. [Online]. Available: <http://itsanchar.com/advanced-micro-devices-amd/>. [Accessed: December 2, 2018].
- [11] “After Intel's Haswell comes Broadwell,” SemiAccurate, 31-Mar-2011. [Online]. Available: <https://semiaccurate.com/2011/03/31/after-intels-haswell-comes-broadwell-sk/>. [Accessed: December 15, 2018].
- [12] “What is Mobile Device? - Definition from Techopedia,” Techopedia.com. [Online]. Available: <https://www.techopedia.com/definition/23586/mobile-device>. [Accessed December 16 2018]

- [13] “What is a Mobile Device”. Computerhope.com [Online]. Available: <https://www.computerhope.com/jargon/m/mobile.htm>. [Accessed December 16 2018]
- [14] Mahendra Pratap Singh, Manoj Kumar Jain. “Evolution of Processor Architecture in Mobile Phone”. *International Journal of Computer Application (0975-8887)*, vol. 90, no. 4, pp. 34-39, March 2014
- [15] “The many uses of mobile phones” rediff.com. [Online]. Available: <https://www.rediff.com/money/2005/mar/24guest1.htm>. [Accessed: December 16 2018]
- [16] “ The History and Evolution of Smartphone:1992-2018” text request.com[online].Available: <https://www.textrequest.com/blog/history-evolution-smartphone/>. [Accessed: December 16 2018]
- [17]Amarnath.K.P, Dijo Joseph. Shiv Prasad T.M “A Comparative Study on Recent Mobile Phone Processors”. *IOSR Journal of Computer Engineering (IOSR-JCE)*,pp.42-45, 2016.
- [18] “Huawei HiSilicon Kirin 980 more than a year behind Apple’s A12 Bionic in performance” AppleInsider.[Online].Available : <https://appleinsider.com/articles/18/10/18/huawei-hisilicon-kirin-980-more-than-a-year-behind-apples-a12-bionic-in-performance>. [Accessed: December 17 2018].
- [19] “Key Information About Huawei Kirin 980” HiSilicon.[Online].Available: <http://www.hisilicon.com/en/Media-Center/News/Key-Information-About-the-Huawei-Kirin980> .[Accessed :December 17 2018].
- [20] “ Kirin 980 vs Snapdragon 845 Full Comparison” Honor Global.[Online].Available: <https://www.hihonor.com/global/blog/kirin-980-vs-snapdragon-845-full-comparison/> . [Accessed: December 17 2018].
- [20] “Key Information About Huawei Kirin 980” HiSilicon.[Online].Available: <http://www.hisilicon.com/en/Media-Center/News/Key-Information-About-the-Huawei-Kirin980> .[Accessed :December 17 2018].
- [21] “Arm Cortex A-76 CPU Deep Dive” androidauthority.com.[Online]. Available: <https://www.androidauthority.com/cortex-a76-deep-dive-870896/>. [Accessed: December 17 2018].
- [22] “Arm Delivers on Cortex A76 promises: What is Means for 2019 Device?” AnandTech .[Online] .Available : <https://www.anandtech.com/show/13614/arm-delivers-on-cortex-a76-promises> .[Accessed December 17 2018].
- [23]. “Arm Cortex A-76 CPU Deep Dive” androidauthority.com.[Online]. Available: <https://www.androidauthority.com/cortex-a76-deep-dive-870896/>. [Accessed: December 17 2018].

[24] Andreas Abel and Jan Reineke. “uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures”. *arXiv*, October 17, 2018.

[25] 2014 Intel Developer Forum in San Francisco, September 9, 2014.

[26] Julius Mandelblat. "Technology Insight: Intel's Next Generation Microarchitecture Code Name Skylake", 2015 IDF in San Francisco, Session SPCS001, August 18, 2015.

[27] Efraim Rotem. "Intel Architecture, Code Name Skylake Deep Dive: A New Architecture to Manage Power Performance and Energy Efficiency", 2015 IDF in San Francisco, Session ARCS001, August 18, 2015.

[28] David Blythe. "Technology Insight: Next Generation Intel Processor Graphics Architecture, Code Name Skylake", 2015 IDF in San Francisco, Session SPCS003, August 18, 2015.

[29] Dan Ragland. "Overclocking 6th Generation Intel Core Processors!", 2015 IDF, in San Francisco, Session RPCS001, August 18, 2015.

[30] Fayneh, Eyal. "4.1 14nm 6th-generation Core processor SoC with low power consumption and improved performance." Solid-State Circuits Conference (ISSCC), 2016 IEEE International. IEEE, 2016.

[31] I. Cutress, “The Intel Skylake Mobile and Desktop Launch, with Architecture Analysis,” RSS, 01-Sep-2015. [Online]. Available: <https://www.anandtech.com/show/9582/intel-skylake-mobile-desktop-launch-architecture-analysis/5>. [Accessed December 17 2018].

[32]. Mahendra Pratap Singh, Manoj Kumar Jain. “Evolution of Processor Architecture in Mobile Phone”. *International Journal of Computer Application* (0975-8887), vol. 90, no. 4, pp. 34-39, March 2014

[33]. Mário André Pinto Ferreira de Araújo. “ Mobile Processor: Future Trends”. *Application Specific Processors*. Session 5.ICCA '03.pp 163-169.

[34] S. Borkar and A. A. Chien, “The Future of Microprocessors,” ACM, 01-May-2011. [Online]. Available: <https://cacm.acm.org/magazines/2011/5/107702-the-future-of-microprocessors/fulltext>. [Accessed December 17 2018].

[35] “System –on-chip including access control unit and mabile device including system-on-chip” patent.google .[online].Available:
<https://patents.google.com/patent/US20170185345A1/en>.[\[Accessed](#) :December 18 2018].