<u>EE705</u> <u>INTEGRATION PROJECT PART B</u>

TEAM PANCHJANYA TEAM SILICON TITANS

Here we need to integrate SOC, AXI4Lite to AXI4 Converter, Interrupt Control, RISCV Core and RISCV Top to build a RISCV Processor.

We have integrated all relevant modules to make RISCV Top and SOC separately and have tested them with corresponding test cases.

RISCV TOP MODULE

Verilog Code for Fetch Module is shown as under:

```
31 // Outputs
32 // Output axi_awvalid_o
33 ,output (31:0) axi_awaddr_o
34 ,output (7:0) axi_awid_o
35 ,output (7:0) axi_awid_o
36 ,output (7:0) axi_awid_o
37 ,output (3:0) axi_wwalid_o
38 ,output (3:0) axi_wwalid_o
39 ,output (3:0) axi_wwalid_o
40 ,output (3:0) axi_wwalid_o
41 ,output axi_vwalid_o
42 ,output axi_vwalid_o
43 ,output (3:0) axi_araddr_o
44 ,output (3:0) axi_araddr_o
45 ,output (3:0) axi_arid_o
46 ,output (1:0) axi_arid_o
47 ,output (1:0) axi_arid_o
48 ,output axi_wwalid_o
49 ,output axi_wwalid_o
50 ,output (3:0) axi_arid_o
51 ,output (3:0) axi_arid_o
52 ,output (3:0) axi_arid_o
53 ,output (3:0) axi_arid_o
54 ,output (3:0) axi_arid_o
55 ,output (3:0) axi_arid_o
56 ,output (3:0) axi_dwalo_o
57 ,output (3:0) axi_dwalo_o
58 ,output (3:0) axi_dwalo_o
59 ,output (3:0) axi_dwalo_o
50 ,output (3:0) axi_dwalo_o
50 ,output (3:0) axi_dwalo_o
51 ,output (3:0) axi_dwalo_o
52 ,output (3:0) axi_dwalo_o
53 ,output (3:0) axi_dwalo_o
54 ,output (3:0) axi_dwalo_o
55 ,output (3:0) axi_dwalo_o
56 ,output (3:0) axi_dwalo_o
57 ,output (3:0) axi_dwalo_o
58 ,output (3:0) axi_dwalo_o
59 ,output (3:0) axi_dwalo_o
60 ,output (3:0) axi_dwalo_o
61 ,output (3:0) axi_dwalo_o
62 ,output (7:0) axi_dwalo_o
63 ,output (7:0) axi_dwalo_o
64 ,output (7:0) axi_dwalo_o
65 );
```

67	wire			dport_bridge_accept_w;		
68	wire		dport_bridge_cacheable_w;			
69	wire	1	31:0]	icache_inst_w;		
70	wire	1	10:0]	dport_bridge_resp_tag_w;		
71	wire			dport_bridge_invalidate_w;		
72	wire	1	31:0]	dport_bridge_addr_w;		
73	wire	1	31:0]	icache_pc_w;		
74	wire			icache_rd_w;		
75	wire			dport_bridge_error_w;		
76	wire	icache_flush_w;				
77	wire	1	10:0]	dport_bridge_req_tag_w;		
78	wire	1	31:0]	dport_bridge_data_wr_w;		
79	wire			dport_bridge_rd_w;		
80	wire			icache_accept_w;		
81	wire			icache_valid_w;		
82	wire	icache_error_w;				
83	wire		dport_bridge_ack_w;			
84	wire	1	3:0]	dport_bridge_wr_w;		
85	wire	1	31:0]	dport_bridge_data_rd_w;		
86	wire			dport_bridge_flush_w;		

```
90
      dport bridge u dport bridge
 91
 92
 93
           .clk_i(clk_i)
 94
          ,.rst_i(rst_i)
 95
          , .mem_addr_i(dport_bridge_addr_w)
 96
          , .mem_data_wr_i(dport_bridge_data_wr_w)
          ..mem_rd_i(dport_bridge_rd_w)
..mem_wr_i(dport_bridge_wr_w)
 97
98
 99
          ,.mem_cacheable_i(dport_bridge_cacheable_w)
100
          , .mem_req_tag_i(dport_bridge_req_tag_w)
101
          ,.mem_invalidate_i(dport_bridge_invalidate_w)
102
          ,.mem_flush_i(dport_bridge_flush_w)
103
          ,.axi_awready_i(axi_d_awready_i)
104
          ,.axi_wready_i(axi_d_wready_i)
          ,.axi_bvalid_i(axi_d_bvalid_i)
105
          ,.axi_bresp_i(axi_d_bresp_i)
,.axi_bid_i(axi_d_bid_i)
106
107
108
          ,.axi arready i(axi d arready i)
109
          ,.axi_rvalid_i(axi_d_rvalid_i)
110
          ,.axi_rdata_i(axi_d_rdata_i)
111
          ,.axi_rresp_i(axi_d_rresp_i)
112
          ,.axi_rid_i(axi_d_rid_i)
113
          ,.axi_rlast_i(axi_d_rlast_i)
```

```
, .mem_data_rd_o(dport_bridge_data_rd_w)
              ,.mem_accept_o(dport_bridge_accept_w)
118
              ,.mem_ack_o(dport_bridge_ack_w)
              , .mem_error_o(dport_bridge_error_w)
, .mem_resp_tag_o(dport_bridge_resp_tag_w)
119
120
              ,.axi_awvalid_o(axi_d_awvalid_o)
,.axi_awaddr_o(axi_d_awaddr_o)
122
123
              ,.axi_awid_o(axi_d_awid_o)
124
              ,.axi_awlen_o(axi_d_awlen_o)
,.axi_awburst_o(axi_d_awburst_o)
125
              ,.axi_wvalid_o(axi_d_wvalid_o)
,.axi_wdata_o(axi_d_wdata_o)
,.axi_wstrb_o(axi_d_wstrb_o)
126
127
128
              ,.axi_wlast_o(axi_d_wlast_o)
,.axi_bready_o(axi_d_bready_o)
129
130
131
132
              ,.axi_arvalid_o(axi_d_arvalid_o)
              , .axi araddr o(axi d araddr o)
133
              ,.axi_arid_o(axi_d_arid_o)
              ,.axi_arlen_o(axi_d_arlen_o)
,.axi_arburst_o(axi_d_arburst_o)
134
135
136
              ,.axi_rready_o(axi_d_rready_o)
        riscv_core u_core
139 (
140
141
               .clk_i(clk_i)
142
              ,.rst_i(rst_i)
,.mem_d_data_rd_i(dport_bridge_data_rd_w)
144
145
              , .mem_d_accept_i(dport_bridge_accept_w)
, .mem_d_ack_i(dport_bridge_ack_w)
146
              ,.mem_d_error_i(dport_bridge_error_w)
147
148
              ,.mem_d_resp_tag_i(dport_bridge_resp_tag_w)
,.mem_i_accept_i(icache_accept_w)
149
150
              ,.mem_i_valid_i(icache_valid_w)
,.mem_i_error_i(icache_error_w)
,.mem_i_inst_i(icache_inst_w)
151
152
153
              ,.intr_i(intr_i)
,.reset_vector_i(reset_vector_i)
              ,.cpu_id_i(32'b0)
```

```
Q 🔛 🐟 » Χ 🖺 🛍 🗙 // 🖩 Q
157
          ,.mem_d_addr_o(dport_bridge_addr_w)
159
          ,.mem_d_data_wr_o(dport_bridge_data_wr_w)
160
         ,.mem_d_rd_o(dport_bridge_rd_w)
         ,.mem_d_wr_o(dport_bridge_wr_w)
,.mem_d_cacheable_o(dport_bridge_cacheable_w)
161
162
163
         ,.mem_d_req_tag_o(dport_bridge_req_tag_w)
164
          ,.mem_d_invalidate_o(dport_bridge_invalidate_w)
          ,.mem_d_flush_o(dport_bridge_flush_w)
166
          ,.mem_i_rd_o(icache_rd_w)
167
          ,.mem_i_flush_o(icache_flush_w)
         ,.mem_i_invalidate_o(icache_invalidate_w)
,.mem_i_pc_o(icache_pc_w)
168
169
170
171
     );
173
174
     icache u_icache
          // Inputs
176
177
          .clk_i(clk_i)
         ,.rst_i(rst_i)
         ,.req_rd_i(icache_rd_w)
179
          ,.req_flush_i(icache_flush_w)
,.req_invalidate_i(icache_invalidate_w)
180
181
         ,.req_pc_i(icache_pc_w)
         ,.axi_awready_i(axi_i_awready_i)
,.axi_wready_i(axi_i_wready_i)
,.axi_bvalid_i(axi_i_bvalid_i)
182
184
185
          ,.axi_bresp_i(axi_i_bresp_i)
         ,.axi_bid_i(axi_i_bid_i)
,.axi_arready_i(axi_i_arready_i)
186
187
188
          ,.axi_rvalid_i(axi_i_rvalid_i)
189
         ,.axi_rdata_i(axi_i_rdata_i)
,.axi_rresp_i(axi_i_rresp_i)
190
191
192
          ,.axi_rid_i(axi_i_rid_i)
,.axi_rlast_i(axi_i_rlast_i)
193
194
              // Outputs
195
             ,.req_accept_o(icache_accept_w)
196
              ,.req_valid_o(icache_valid_w)
197
              ,.req_error_o(icache_error_w)
198
              ,.req_inst_o(icache_inst_w)
              ,.axi_awvalid_o(axi_i_awvalid_o)
199
200
             ,.axi_awaddr_o(axi_i_awaddr_o)
201
              ,.axi_awid_o(axi_i_awid_o)
202
              ,.axi_awlen_o(axi_i_awlen_o)
              ,.axi_awburst_o(axi_i_awburst_o)
203
204
              ,.axi_wvalid_o(axi_i_wvalid_o)
205
              ,.axi_wdata_o(axi_i_wdata_o)
206
              ,.axi_wstrb_o(axi_i_wstrb_o)
207
              ,.axi_wlast_o(axi_i_wlast_o)
208
              ,.axi_bready_o(axi_i_bready_o)
209
              ,.axi_arvalid_o(axi_i_arvalid_o)
210
              ,.axi_araddr_o(axi_i_araddr_o)
211
              ,.axi_arid_o(axi_i_arid_o)
212
              ,.axi_arlen_o(axi_i_arlen_o)
213
              ,.axi_arburst_o(axi_i_arburst_o)
214
              ,.axi_rready_o(axi_i_rready_o)
215
        );
216
217
218
```

219 endmodule

A brief summary of riscv top module is as under:

RISCV Top module integrates the following main components:

- 1. RISC-V Core
- 2. Instruction Cache
- 3. Data port bridge for memory-mapped AXI access

> riscv core

- It issues memory read and write requests for **data** via mem_d signals and read requests for **instructions** via mem_i signals.
- It handles interrupts and boots from the provided reset vector.
- The core module communicates with dport_bridge for data memory access and icache for instruction fetch.
- Modules integrated in riscv_core and their functions are as follows:
- 1. **riscv exec**: Execution unit handles arithmetic, logical operations, and branch calculations.
- 2. **riscv lsu**: Load-Store Unit manages memory operations and reports memory-related faults.
- 3. **riscv_csr**: Control and Status Register unit handles system instructions, interrupts, and exceptions.
- 4. **riscv_decode**: Instruction decoder unit interprets fetched instructions and controls dataflow between other units.
- 5. **riscv_fetch**: Instruction fetch unit retrieves instructions from memory and manages the program counter.

> icache

- It is situated between the riscv_core and the instruction AXI master interface, the AXI signals are connected to the AXI signals of AXI BRAM Controller which is a predefined IP in Xilinx Vivado to fetch instructions from Block Memory Generator.
- It accepts Program Counter and Fetch Request from the core.
- It outputs fetched instruction data to the core.
- It also handles cache flush and invalidate requests if the instruction is not fetched in one cycle.
- AXI transactions are generated to fetch instructions from Block Memory.

• dport_bridge

- It is acting as an interface between the core's data access requests and the AXI4 master interface.
- It handles read and write commands from the core and performs AXI transactions accordingly.
- It outputs responses, data, and error flags back to the core depending upon the data required.




BLOCK DIAGRAM

In order to test the integrated top module, we have generated a Block Design instantiating the Integrated Module, Block Memory Generator, AXI BRAM Controller, VIO and Clocking Wizard.

Active High Reset of Top Module, Active Low Reset of AXI BRAM Controller, Interrupt Input and CPU ID are connected as outputs to VIO, while AXI Read signals of Icache are connected as inputs to it.

The Block Diagram of the implementation is shown as under:



COEFFICIENT FILE

In order to ensure that the integrated top module is getting instructions from Block Memory Generator in Icache which then passes them to Fetch block, which in turn passes them to Decode block which decodes the nature of operation and finally passes it to one of Execute, LSU Reg or CSR accordingly, we have instantiated the Block Memory with a Coefficient File which with annotations is shown as under:


BEHAVIORAL SIMULATION WAVEFORM

Based on the test cases written to test module's operation, the waveform of the Behavioral Simulation result is obtained as under:



POST SYNTHESIS TIMING SIMULATION WAVEFORM

Based on the test cases written to test module's operation, the waveform of the Post Synthesis Timing Simulation result is obtained as under:



POST IMPLEMENTATION TIMING SIMULATION WAVEFORM

Based on the test cases written to test module's operation, the waveform of the Post Implementation Timing Simulation result is obtained as under:



RESOURCE UTILIZATION REPORT

0

After synthesizing and implementing the Verilog code, Resource Utilization Report is obtained as shown in the screenshot attached:


100



Utilization (%)

POWER UTILIZATION REPORT

After synthesizing and implementing the Verilog code, Power utilization report is obtained as shown in the screenshot attached:



TIMING SUMMARY

After synthesizing and implementing the Verilog code, Design Timing Summary is obtained as shown in the screenshot attached:

Design Timing Summary



OBSERVATIONS


- The design uses a certain number of LUTs associated with RAM as inputs are fetched through them.
- The design uses **Virtual Input/Output (VIO)**, which is reducing the utilization of IO pins to just 2.
- Worst case negative slack for Setup and Hold conditions is positive which indicates all timing constraints are met satisfactorily.
- MMCM is Mixed Mode Clock Manager which is implemented through Clocking Wizard to synchronize the functioning of all modules like Integrated Top Module, AXI BRAM Controller and VIO.

SOC MODULE

The code of SOC module is over 700 lines, hence it is skipped from report and attached in the zip folder.

A brief summary of SOC Module is as under:

- SoC integrates several peripheral components interconnected through an AXI bus architecture. It includes:
- 1. An interrupt controller for managing system interrupts
- 2. A UART (Universal Asynchronous Receiver/Transmitter) for serial communication
- 3. A Timer module for time-based operations
- 4. A SPI (Serial Peripheral Interface) controller for interfacing with external SPI devices
- 5. A GPIO (General Purpose Input/Output) controller for digital I/O operations
- 6. AXI bus infrastructure components including:
 - o An AXI arbiter to manage multiple bus masters
 - o An AXI tap for routing transactions to peripherals
 - o An AXI retiming module for synchronization
- The module has extensive connectivity with multiple input and output ports for the AXI bus interfaces, as well as dedicated signal lines for the peripheral interfaces (SPI, UART, GPIO).
- The design supports multiple bus masters including a CPU with separate instruction and data interfaces.



TESTBENCH OF SOC MODULE

The declarations in testbench of SOC Module have been skipped and only the test cases have been shown in the screenshots attached below:

```
247
            // AXI Write Task
248 🖯
            task axi_write;
249
                 input [31:0] addr;
250
                 input [31:0] data;
                 input [1:0] master_sel; // 0: inport, 1: cpu_i, 2: cpu_d
251
252 🛱
253 👨
                 begin
                      case (master_sel)
254 🖯
                          0: begin // inport
@(posedge clk i);
256
                                inport_awvalid_i = 1;
                               inport_awaddr_i = addr;
inport_awid_i = 4'b0000;
257
258
                                inport_awlen_i = 8'h00;
259
                                inport_awburst_i = 2'b01;
260
261
262
263
                               inport_wvalid_i = 1;
                               inport_wdata_i = data;
inport_wstrb_i = 4'b1111;
inport_wlast_i = 1;
264
265
266
                                @(posedge clk_i);
                                wait(inport_awready_o && inport_wready_o);
                               @(posedge clk_i);
inport_awvalid_i = 0;
267
268
269
                                inport_wvalid_i = 0;
270
271
272
273
                               inport_wlast_i = 0;
                               inport_bready_i = 1;
                                wait(inport_bvalid_o);
                                @(posedge clk_i);
274
                                inport_bready_i = 0;
```

```
276 🖯
                           1: begin // cpu i
       0
277
                                @(posedge clk_i);
       0
278
                                cpu i awvalid i = 1;
       0
279
                                cpu_i_awaddr_i = addr;
280
       0
                                cpu_i_awid_i = 4'b1000;
       0
281
                                cpu_i_awlen_i = 8'h00;
       0
282
                                cpu_i_awburst_i = 2'b01;
283
       0
                                cpu_i_wvalid_i = 1;
       0
284
                                cpu i wdata i = data;
       0
285
                                cpu_i_wstrb_i = 4'b1111;
       0
286
                                cpu_i_wlast_i = 1;
287
       0
                                @(posedge clk_i);
       0
288
                                wait(cpu_i_awready_o && cpu_i_wready_o);
       0
289
                                @(posedge clk i);
       0
290
                                cpu_i_awvalid_i = 0;
291
       0
                                cpu_i_wvalid_i = 0;
       0
                               cpu_i_wlast_i = 0;
292
       0
293
                                cpu i bready i = 1;
       0
294
                                wait(cpu_i_bvalid_o);
       0
295
                                @(posedge clk_i);
       0
296
                                cpu_i_bready_i = 0;
297
Q 🕍 🛧 🥕 Χ 🖺 🗈 🗙 // 🖩 🗘
298 🖨
                    2: begin // cpu_d
299
                        @(posedge clk i);
                        cpu_d_awvalid_i = 1;
300
301
                        cpu_d_awaddr_i = addr;
302
                        cpu_d_awid_i = 4'b0100;
303
                        cpu_d_awlen_i = 8'h00;
304
                        cpu_d_awburst_i = 2'b01;
305
                       cpu_d_wvalid_i = 1;
                       cpu_d_wdata_i = data;
cpu_d_wstrb_i = 4'b1111;
306
307
                        cpu_d_wlast_i = 1;
308
309
                       @(posedge clk_i);
310
                        wait(cpu_d_awready_o && cpu_d_wready_o);
311
                        @(posedge clk_i);
312
                        cpu_d_awvalid_i = 0;
313
                        cpu_d_wvalid_i = 0;
314
                        cpu_d_wlast_i = 0;
                        cpu_d_bready_i = 1;
315
                        wait(cpu_d_bvalid_o);
316
                       @(posedge clk i);
317
318
                        cpu_d_bready_i = 0;
319 🖒
                    end
320 🖨
                endcase
321 🖨
             end
322 🖨
        endtask
323
324 🖨
              task send uart byte(input [7:0] data);
325
                 integer i;
326 🖨
                  begin
327 0
                      #8000 uart_txd_i = 0; // Start bit
                      for (i = 0; i < 8; i = i + 1) begin
328 ⊖ ○
329
       0
                         #8000 uart_txd_i = data[i];
330 🖨
       0
331
                      #8000 uart_txd_i = 1; // Stop bit
332 🖨
                  end
333 🖨
              endtask
```

```
335
               // AXT Read Task
336 🖨
               task axi_read;
                      input [31:0] addr;
input [1:0] master_sel; // 0: inport, 1: opu_i, 2: opu_d
337
339 🖨
                      begin
340 ⊜
                           case (master_sel)
341 🖨
                                  0: begin // inport
                                       @ (posedge clk_i);
                                         inport_arvalid_i = 1;
343
                                        inport_arvalid_i = 1;
inport_araddr_i = addr;
inport_arid_i = 4'b0000;
inport_arlen_i = 8'h00;
inport_arburst_i = 2'b01;
344
346
347
348
                                         @ (posedge clk_i);
                                         wait(inport_arready_o);
@(posedge clk_i);
349
                                         inport_arvalid_i = 0;
inport_rready_i = 1;
wait(inport_rvalid_o);
351
352
                                        @(posedge clk_i);
inport_rready_i = 0;
354
355
                                  end
1: begin // opu_i
357
358
                                        @ (posedge clk_i);
359
                                         cpu_i_arvalid_i = 1;
                                         cpu_i_araddr_i = addr;
cpu_i_arid_i = 4'b1010;
360
361
                                         cpu_i_arlen_i = 8'h00;
cpu_i_arburst_i = 2'b01;
@ (posedge clk_i);
362
363
365
                                         wait(cpu_i_arready_o);
                                        @(posedge clk_i);
cpu_i_arvalid_i = 0;
cpu_i_rready_i = 1;
366
368
                                         wait(cpu_i_rvalid_o);
@(posedge clk_i);
369
370
                                         cpu_i_rready_i = 0;
371
```

```
Q 🕍 🛧 🥕 🐰 🖺 🛍 🗶 // 🖩 Q
373 🖨
                     2: begin // cpu d
374
                         @(posedge clk_i);
375
                         cpu_d arvalid i = 1;
376
                         cpu d araddr i = addr;
377
                         cpu d arid i = 4'b0110;
                         cpu_d_arlen_i = 8'h00;
378
379
                         cpu_d_arburst_i = 2'b01;
380
                         @ (posedge clk_i);
381
                         wait(cpu_d_arready_o);
382
                         @(posedge clk_i);
383
                         cpu d arvalid i = 0;
384
                         cpu d rready i = 1;
385
                         wait(cpu_d_rvalid_o);
386
                         @ (posedge clk i);
387
                         cpu_d_rready_i = 0;
388 🖨
                     end
389 ⊝
                 endcase
390 🖨
391 🖨
         endtask
```

```
396
                                                    //----GPIO Testcases--
     397
                                                   gpio_input_i = 32'h900000FF;
     398
     399
                                                    // Read from GPIO
      400
                                                    #20;
                                                   $display("reached 1");
      401
                                                    axi_read(32'h94000004, 1);
      402
      403
                                                    #20;
      404
                                                    // Write to GPIO
                                                   $display("reached 2");
      405
                                                   axi_write(32'h94000008, 32'h0000AAAA, 1);
      406
      407
                                                    #20;
      408
                                                    // Read back from GPIO
      409
                                                    $display("reached 3");
                                                    axi_read(32'h94000008, 1);
      410
      411
                                                    #20;
      412
                                                     // Write to GPIO
      413
                                                    $display("reached 4");
                                                   axi_write(32'h94000018, 32'h000A0A0A, 2);
      414
      415
                                                   #20;
      416
                                                    // Read back from GPIO
      417
                                                   $display("reached 5");
      418
                                                   axi_read(32'h94000018, 2);
      419
                                                   #20;
      420
                                                    // Write to GPIO
      421
                                                   $display("reached 6");
                                                   axi_write(32'h94000000, 32'h0000AAAA, 1);
      422
      423
                                                   #20;
      424
                                                    // Write to GPIO
      425
                                                    $display("reached 7");
      426
                                                    axi write(32'h94000008, 32'h0000AAAA, 0);
                                                   $display("reached 8");
    427
     428
                                                    $display("Finished the GPIO Testcases");
     429
                                                   #20;
430
  430
431
432
433
434
436
439
440
442
443
445
446
451
451
452
463
454
455
466
457
458
466
467
468
469
469
469
                             //-
| F20; | F20
                              //- Timer Test Cases

$display("reached 13");
axi write(32'h9100000C, 32'hFFFFFFF0, 0); // Timer0 Count
#20;
                              $display("reached 14");
exi_write(32'h91000008, 32'h00000004, 2); // TimerO Enable
#20;
                              $display("reached 15");
axi_read(32'h91000008, 1); // Timer1 Count
$20;
                              $display("reached 16");
axi_write(32"h91000014, 32"h0000004, 0); // Timerl Enable
#100; // Weit for timers to run
                              $display("reached 17");
axi_read(32'h9100000C, 0);
#20;
                              $display("reached 18");
axi_read(32*h91000008, 0);
#20;
```

```
Q 🕍 🐟 🥕 Χ 🛅 🛅 🗙 // 🞟 Ω
             //----Timer Test Cases---
445
446
             $display("reached 13");
447
             axi_write(32'h9100000C, 32'hFFFFFFF0, 0); // Timer0 Count
             #20;
448
449
450
             $display("reached 14");
451
             axi_write(32'h91000008, 32'h00000004, 2); // Timer0 Enable
452
             #20;
453
454
             $display("reached 15");
455
             axi read(32'h91000008, 1); // Timer1 Count
456
             #20;
457
458
             $display("reached 16");
459
             axi_write(32'h91000014, 32'h00000004, 0); // Timer1 Enable
460
             #100; // Wait for timers to run
461
462
             $display("reached 17");
463
             axi read(32'h9100000C, 0);
             #20;
464
465
             $display("reached 18");
466
             axi_read(32'h91000008, 0);
467
468
             #20;
469
470
             $display("reached 19");
471
             axi_read(32'h91000010, 0);
472
             #20:
473
474
             $display("reached 20");
475
             axi_read(32'h91000014, 0);
476
             #20;
477
478
             $display("reached 21");
             axi_read(32'h91000018, 1);
479
480
             #20;
481
             $display("reached 22");
482
483
             axi_read(32'h9100001C, 2);
484
             $display("Finished the Timer Testcases");
485
```


```
485
486 🖨
             //----UART Testcases--
487 🖨
              // 1. Enable UART Interrupt
488
             $display("UART: Enabling Interrupt");
489
              // Send UART byte (0xB5)
490
              send_uart_byte(8'hB5); // inport
491
              #40;
492
              // 2. Write Data to TX Register
493
494
              $display("UART: Writing 0xA5 to TX");
495
              axi write(32'h92000004, 32'h00000055, 1); // Transmit 'A' via inport
496
              #40;
497
498
              // 3. Read Status Register (Check TXEMPTY)
499
              $display("UART: Reading Status (TXEMPTY)");
500
              axi write(32'h9200000C, 32'h00000016, 0); // inport
501
              #40;
502
              axi read(32'h92000008, 0);
503
504
             #40 axi read(32'h92000000, 0);
505
506 ⊖
             // 4. Simulate UART Data Reception
507
             $display("UART: Simulating RX Data (0x58)");
508
             uart_rx_transmit(8'h58); // Transmit 'X' to uart txd i
509
             #100;
510
511
              // 5. Read RX Register
512
              $display("UART: Reading RX Data");
513
              axi_read(ULITE_RX, 0); // inport
514 🖨
              #14000;
515
516
              $display("Testbench completed");
517
              $finish;
518 🖯
          end
519
520 endmodule
```

Implementation has not been done due to large number of ports in SOC Module, but we have checked it by the behavioral and post synthesis timing simulation waveform based on the test cases written.


Simulation Waveform has large number of signals hence Behavioral Simulation waveform is skipped in the report, and only Post Synthesis Timing simulation waveform is shown below.


POST SYNTHESIS TIMING SIMULATION WAVEFORM

Based on the test cases written to test module's operation, the waveform of the Post Synthesis Timing Simulation result is obtained as under:









RISCV SOC MODULE

The Verilog code of RISCV SOC module has only 3 modules instantiated in it along with some intermediate signal declarations, hence it is skipped from report and attached in the zip folder.

A brief summary of SOC Module is as under:

- This module is a System-on-Chip (SoC) design built around a RISC-V processor core. It integrates the following key components:
- 1. RISC-V CPU Core
- 2. AXI4-Lite to AXI4 protocol converter
- 3. SoC peripherals and memory interface management
- The module features extensive connectivity through AXI4 bus interfaces, with separate instruction and data buses for the CPU. It includes peripherals like GPIO, SPI, UART.
- It uses a bus architecture to connect these components, with many wire declarations for the interconnections between the core, converter and peripherals. The architecture allows external memory connection through AXI4 memory interfaces and supports interrupt handling.


BLOCK DIAGRAM

In order to test the integrated riscv_soc module, we have generated a Block Design instantiating the Integrated Module, Block Memory Generator, AXI BRAM Controller, VIO, ILA and Clocking Wizard.

Active High Reset of Top Module, Active Low Reset of AXI BRAM Controller, GPIO Input, AXI Read ID of Icache and AXI Response ID of Icache are connected as outputs of VIO.

GPIO Outputs are connected to ILA so that they can be analyzed when connected to FPGA.

The Block Diagram of the implementation is shown as under:



MACHINE CODE

In order to test the integrated riscv_soc module with peripherals, a machine code compiled in Venus Compiler is written which is shown as under:

```
Venus
                                                                         Simulator
                                                                                    Chocopy
Active File: null Save
             t1, 0x94000000
             t0, 0xABCD1037
             t0, 0(t1)
             t0, 0x23430313
             t0, 4(t1)
             t0, 0x940002B7
             t0, 8(t1)
             t0, 0x00100313
             t0, 12(t1)
             t0, 0x900002B7
             t0, 16(t1)
                                # Store value at GPIO_BASE + 0x10
             t0, 0x94000337
             t0, 20(t1)
             t0, 0x00830313
             t0, 24(t1)
             t0, 0x00532023
             t0, 28(t1)
      SW
         1i
                  t0, 0x0052A023
                  t0, 32(t1)
                                          # Store value at GPIO_BASE + 0x20
         SW
         1i
                  t0, 0xFF5FF06F
                  t0, 36(t1)
                                          # Store value at GPIO_BASE + 0x24
         li
                  to, 0x00000000
                  t0, 40(t1)
                                          # Store value at GPIO_BASE + 0x28
         li
                  a7, 93
         ecall
                                          # Exit the program
```


COEFFICIENT FILE

In order to ensure that the integrated soc module is getting instructions from Block Memory Generator in Icache which then passes them to Fetch block to finally get a value stored in provided GPIO Address provides, we have instantiated the Block Memory with a Coefficient File which is shown as under:

```
× // III Ω
Q.
    memory_initialization_radix=16;
    memory_initialization_vector=
   ABCD1037,
   23430313,
    940002B7,
    00100313,
    900002B7,
    94000337,
 9
    00830313,
10
    00532023,
11
    0052A023,
12
    FF5FF06F,
    00000000;
13
```

BEHAVIORAL SIMULATION WAVEFORM

Based on the test cases written to test module's operation, the waveform of the Behavioral Simulation result is obtained as under:



Zoomed in waveform to see fetched instructions more clearly is shown as under:



POST SYNTHESIS TIMING SIMULATION WAVEFORM

Based on the test cases written to test module's operation, the waveform of the Post Synthesis Timing Simulation result is obtained as under:




POST IMPLEMENTATION TIMING SIMULATION WAVEFORM

Based on the test cases written to test module's operation, the waveform of the Post Implementation Timing Simulation result is obtained as under:



FPGA IMPLEMENTATION


Constraint File is modified to map the port address of LEDs associated with GPIO on PYNQ Z2 Board, the glowing LEDs snapshot is shown below:



RESOURCE UTILIZATION REPORT

After synthesizing and implementing the Verilog code, Resource Utilization Report is obtained as shown in the screenshot attached:

Resource	Utilization	Available	Utilization %
LUT	8543	53200	16.06
LUTRAM	161	17400	0.93
FF	6244	106400	5.87
BRAM	65	140	46.43
Ю	2	125	1.60
MMCM	1	4	25.00




POWER UTILIZATION REPORT

Power analysis from Implemented netlist. Activity


After synthesizing and implementing the Verilog code, Power utilization report is obtained as shown in the screenshot attached:

derived from constraints files, simula vectorless analysis.	ation mes or
Total On-Chip Power:	0.232 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	27.7°C
Thermal Margin:	57.3°C (4.8 W)
Effective &JA:	11.5°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Medium
<u>Launch Power Constraint Advisor</u> to invalid switching activity	find and fix



TIMING SUMMARY

After synthesizing and implementing the Verilog code, Design Timing Summary is obtained as shown in the screenshot attached:



OBSERVATIONS

- The design uses a certain number of LUTs associated with RAM as inputs are fetched through them.
- The design uses **Virtual Input/Output (VIO)**, which are reducing the utilization of IO pins to just 2.
- Worst case negative slack for Setup and Hold conditions is positive which indicates all timing constraints are met satisfactorily.
- MMCM is Mixed Mode Clock Manager which is implemented through Clocking Wizard to synchronize the functioning of all modules like Integrated Top Module, AXI BRAM Controller and VIO.

RATNESH UPADHYAY 24M1119
NAMAN AGARWAL 24M1121
SAHIL ASHISH MEHTA 24M1124
SAURAV RAJ 21D070064
MRUDUL JAMBHULKAR 21D070044
PRAYAG MOHANTY 24M1177