

Assignment-3 Report

EE 705: VLSI Design Lab

Mrudul Jambhulkar
Roll Number: 21d070044

February 7, 2025

Contents

1	Question 1	2
1.1	Block design	2
1.2	Simulation results	2
2	Question 2	3
3	Question 3	3

2 Question 2




Figure 3: Q2 Block design




Figure 4: BRAM reader

3 Question 3




Figure 5: Q3 Block design