

Statemachines




Mealy machine




Determine the state diagram and state table for the sequential circuit.

Which of the models Mealy or Moore fits the circuit?





From the schematic, the following equations can be set up:




No output decoder is used, the state of the flip-flops are used directly as output. **Moore**-model is used.


$$q_1^+ = x \cdot q_0 \quad q_0^+ = x + q_1 \cdot q_0$$










$$q_1^+ = x \cdot q_0 \quad q_0^+ = x + q_1 \cdot q_0$$














$$q_1^+q_0^+(q_1^{}q_0^{}x)$$
















$$q_1^+q_0^+(q_1^{}q_0^{}x\,)$$
















$$q_1^+q_0^+(q_1^{}q_0^{}x)$$
















$$q_1^+q_0^+(q_1^{}q_0^{}x)$$

























$$q_1^+q_0^+(q_1^{}q_0^{}x\,)$$



































Output is the same as flip-flop state.



Determine the state diagram and state table for the sequence circuit. Which of the models Mealy or Moore fits on the circuit?





Because *U* is directly depended of *x* so must the Mealy model be used.

NAND-gates:

$$U = \overline{x \cdot q_0} = \{dM\} = x + \overline{q_0}$$

$$q_0^+ = \overline{q_1 \cdot (q_0 \cdot x)} = \{dM\} =$$

$$= q_1 + q_0 \overline{x}$$

$$q_1^+ = \overline{(q_1 \cdot \overline{q_0}) \cdot x} = \{dM\} =$$


$$= x + q_1 \overline{q_0}$$


De Morgans law gives us the SP form.

$$U = x + \overline{q_0}$$


$$q_1^+ = x + \overline{q_0} \cdot q_1$$

$$q_0^+ = x \cdot q_0 + q_1$$






 $q_0^+ q_1^+ / U = f(q_0, q_1, x)$




$$q_0^+ q_1^+ / U = f(q_0, q_1, x)$$


q_0q_1	0	1
00	00/1	10/1
01	01/0	10/1
11	01/0	11/1
10	11/1	11/1




- Stopping condition:
- Loss condition:
- Isolated states:




- Stopping condition:
- Loss condition:
- Isolated states:





- Stopping condition:
- Loss condition:
- Isolated states:





To the right is a state diagram for a Moore machine.


(it will detect a double tap).


A monkey accidentally get hold of the push-button input signal, and then presses according to the timing diagram below.


The Moore-machine has flip-flops that are triggered by the positive edge of the clock. Suppose that the initial state is Z0.

































Construct a Moore machine which requires that the input signal is equal to one (i = 1) during three successive clock pulse interval, for the output to be one (u = 1). As soon as the input signal becomes zero (i = 0) during a clock pulse interval, the circuit output should return to zero (u = 0). See the state diagram. Choose Gray code for state encoding. (Z0=00, Z1=01, Z2=11, Z3=10). Use D-flip-flops and AND-OR gates.

(This is a safety circuit to prevent "false alarms")












From statediagram to coded state table:






Ex 10.7


Construct a sequential circuits that detects when the input signal x has a transition $1\rightarrow 0$ and then has the output u=1 in the following clock-pulse interval, det nästföljande klockpulsintervallet and then being 0 for the rest of the sequence.





The circuit should be able to "reset" with an asynchronous reset pulse (NR active low), so that it monitors the input signal again.


- a) Draw state a diagram of a Moore machine type for the sequence network.
- b) Derive the Boolean expressions for the next state and the output for three different state encoding:
 - 1) "Binarycode"
 - 2) "Graycode"
 - 3) "One hot" code
- c) Show how the reset signal is connected to NR D-flip-flops PRE and CLR inputs.















State code: Binary:












This time the binary state code seems to be the better one.

William Sandqvist william@kth.se







State code: One Hot:




$q_3^+q_2^+q_1^+(q_3^-q_2^-q_1^-q_0^-x)$									
g.g.		\overline{x}					х		
q ₃ 130	1	01	11	10	q ₃	¹ 1 ^q 0 √ 00	01	11	10
q ₃ 00		^{Z0} 0001		^{Z1} 0100	q ₃	3 -	^Z 0010	19	$\frac{Z_1}{0}$ 010
0 Z2 1	000	5_	7_	6_]	² 100	21	23_	22
1 12		13	15	14]	28	29	3 <u>1</u>	30
$\frac{1}{0}$	000	9_	11	10]	^Z 300	25 -	27	2 <u>6</u>

William Sandqvist william@kth.se








State code: One Hot:





× ₁ , × ₁ ,	ζ,	x		
x ₃ x ₂ 0	00	01	11	10
^X 2 0	16	10010	19	¹ 0010
0 1	²⁹ 1000	21	23	22
1 1	28	29	3 <u>1</u>	30
1 0	²⁴ 1000	25 <u></u>	2 <u>7</u>	2 <u>6</u>
















Reset signals.

Reset Bin/Gray




Bin / Gray networks is reseted by the flip-flop's CLR inputs.

One Hot network is restored by setting the flip-flops to "0001" with the CLR and PR inputs.










Reset signals.


Reset Bin/Gray



Bin / Gray networks is reseted by the flip-flop's CLR inputs.









Reset signals.

Reset Bin/Gray





Bin / Gray networks is reseted by the flip-flop's CLR inputs.

One Hot network is restored by setting the flip-flops to "0001" with the CLR and PR inputs.




Ex 10.8






Design a counter that counts $\{... 1, 2, 3, 4, 5, 6, 1 ...\}$. The counting sequence, $q_2q_1q_0$, is to be shown with a 7-segment display, as a roll of the dice.

- a) State the expressions for the next state...
- b) Complete the expressions with a variable EN which will "freeze" the state when EN = 0 (unpressed button). The counter shold count for EN = 1 (pressed button).
- c) Complete the expressions with a variable S6 which forces the couter to state "6" when S6 = 1 (hidden button pressed). This is the "cheat-button". S6 takes precedence over one.



$$q_{2}^{+} = q_{2}\overline{q}_{1}^{+} + \overline{q}_{2}^{-}q_{1}^{-}q_{0}^{-}$$
 $q_{1}^{+} = \overline{q}_{1}^{-}q_{0}^{-} + \overline{q}_{2}^{-}q_{1}^{-}\overline{q}_{0}^{-}$
 $q_{0}^{+} = \overline{q}_{0}^{-} + q_{2}^{-}q_{1}^{-}$



Equations with EN

$$(q_{2}^{+})' = EN \cdot (q_{2}^{+}) + \overline{EN} \cdot (q_{2})$$
 $(q_{1}^{+})' = EN \cdot (q_{1}^{+}) + \overline{EN} \cdot (q_{1})$
 $(q_{0}^{+})' = EN \cdot (q_{0}^{+}) + \overline{EN} \cdot (q_{0})$


$$(q_2^+)'' = (q_2^+)' + S6$$

 $(q_1^+)'' = (q_1^+)' + S6$
 $(q_0^+)'' = (q_0^+)' \cdot \overline{S6}$

1967 was the construction of an electronic dice an "advanced project".

Today it is the analog technology that is advanced!

The construction of an allband receiver was an entrylevel project!






Figure 8.57. Minimized state diagram for Example 8.6.






Figure 8.86. Elements used in ASM charts.

BV 8.36

Represent the FSM in Figure 8.57 in form of an ASM chart.







William Sandqvist william@kth.se

This statediagram is for a synchronous sequencial circuit.


- State table
- Minimize states
- Minimal statediagram







Two states can not be equivalent if the output is different or if subsequent state output is different.



now next out

$$i = egin{array}{|c|c|c|c|c|} \hline 0 & 1 & z \\ \hline a & e & b & 0 \\ b & c & f & 0 \\ c & g & d & 1 \\ d & d & d & 0 \\ e & e & b & 0 \\ f & e & b & 0 \\ g & h & d & 0 \\ h & g & d & 1 \\ \hline \end{array}$$

Groups with the same ouput:

$$P_1 = (a,b,d,e,f,g)(c,h)$$

Examine subsequent state:

$$a_{i=0} \rightarrow (a,b,d,\mathbf{e},f,g) \quad a_{i=1} \rightarrow (a,\mathbf{b},d,e,f,g)$$

$$b_{i=0} \rightarrow (\mathbf{c},h) \quad b_{i=1} \rightarrow (a,b,d,e,\mathbf{f},g)$$

$$d_{i=0} \rightarrow (a,b,\mathbf{d},e,f,g) \quad d_{i=1} \rightarrow (a,b,\mathbf{d},e,f,g)$$

$$e_{i=0} \rightarrow (a,b,d,\mathbf{e},f,g) \quad e_{i=1} \rightarrow (a,\mathbf{b},d,e,f,g)$$

$$f_{i=0} \rightarrow (a,b,d,\mathbf{e},f,g) \quad f_{i=1} \rightarrow (a,\mathbf{b},d,e,f,g)$$

$$g_{i=0} \rightarrow (c,\mathbf{h}) \quad g_{i=1} \rightarrow (a,b,\mathbf{d},e,f,g)$$

(b, g) forms a group of them self.

$$P_2 = (a, d, e, f)(b, g)(c, h)$$

now next out

$$i = egin{array}{|c|c|c|c|} a & e & b & 0 \\ b & c & f & 0 \\ c & g & d & 1 \\ d & d & d & 0 \\ e & e & b & 0 \\ f & e & b & 0 \\ g & h & d & 0 \\ h & g & d & 1 \\ \hline \end{array}$$

$$P_2 = (a, d, e, f)(b, g)(c, h)$$

Examine subsequent state:

$$a_{i=0} \rightarrow (a, d, \mathbf{e}, f) \quad a_{i=1} \rightarrow (\mathbf{b}, g)$$

$$d_{i=0} \rightarrow (a, \mathbf{d}, e, f) \quad d_{i=1} \rightarrow (a, \mathbf{d}, e, f)$$

$$e_{i=0} \rightarrow (a, d, \mathbf{e}, f) \quad e_{i=1} \rightarrow (\mathbf{b}, g)$$

$$f_{i=0} \rightarrow (a, d, \mathbf{e}, f) \quad f_{i=1} \rightarrow (\mathbf{b}, g)$$

(d) Forms a group of it self.

$$P_3 = (a, e, f)(b, g)(d)(c, h)$$

now next out

$$i = egin{array}{c|cccc} 0 & 1 & z \\ a & e & b & 0 \\ b & c & f & 0 \\ c & g & d & 1 \\ d & d & d & 0 \\ e & e & b & 0 \\ f & e & b & 0 \\ g & h & d & 0 \\ h & g & d & 1 \\ \end{array}$$

$$P_3 = (a, e, f)(b, g)(d)(c, h)$$

Examine subsequent state:

$$b_{i=0} \to (\mathbf{c}, h) \quad b_{i=1} \to (a, e, \mathbf{f})$$
$$g_{i=0} \to (c, \mathbf{h}) \quad g_{i=1} \to (\mathbf{d})$$

(b) (g) forms own groups.

$$P_4 = (a, e, f)(b)(d)(g)(c, h)$$

now next out

$$i = egin{array}{|c|c|c|c|} a & e & b & 0 \\ b & c & f & 0 \\ c & g & d & 1 \\ d & d & d & 0 \\ e & e & b & 0 \\ f & e & b & 0 \\ g & h & d & 0 \\ h & g & d & 1 \\ \end{array}$$

$$P_4 = (a, e, f)(b)(d)(g)(c, h)$$

Examine subsequent state:

$$c_{i=0} \rightarrow (\mathbf{g}) \quad c_{i=1} \rightarrow (\mathbf{d})$$

 $h_{i=0} \rightarrow (\mathbf{g}) \quad h_{i=1} \rightarrow (\mathbf{d})$

$$P_5 = P_4$$
 Done!

$$P_4 = (a, e, f)(b)(d)(g)(c, h)$$

now	ne	ext	out
i =	0	1	Z
a	e	b	0
b	C	f	0
C	g	d	1
d	d	d	0
e	e	b	0
f	e	b	0
g	h	d	0
h	g	d	1

Changing names
$$i = \begin{bmatrix} now & next & out \\ i = \begin{bmatrix} 0 & 1 & z \\ a, e, f \end{pmatrix} \Rightarrow a \quad a \quad a \quad b \quad 0 \\ (b) \Rightarrow b \quad b \quad c \quad a \quad 0 \\ (c, h) \Rightarrow c \quad c \quad g \quad d \quad 1 \\ (d) \Rightarrow d \quad d \quad d \quad d \quad 0 \\ (g) \Rightarrow g \quad g \quad c \quad d \quad 0 \\ \end{cases}$$

