
## Memory technologies

Technologi	Access time	Cost \$/GB
SRAM	1 ns	1000
DRAM	50 ns	100
HDD	10 ms	1

Fast memory is expensive and inexpensive memories are slow!

Principal figures.

## Memory Hierarchy



A three-level memory hierarchy. The faster memory types are used as "buffers" against the slower.

## Memory and memory chips

#### **Memory**:


**N** words, width **M** bits

#### Memorychip:

p words, width q bits

- Number of rows  $r \le N/p$
- Number of columns  $k \ge M/q$
- Number of chips  $K = r \times k$

$$K = r \times k$$





N, M - memory

### **SRAM**

Each bit in a CMOS SRAM consists of a latch circuit made up of six MOS transistors.

The memory cell is basically a SR-latch.







### **DRAM**

Each bit in a DRAM consists of a transistor and a capacitor.


A charged capacitor leaks charge after a while. Periodically, all the capacitors must be searched and those who have charge left must then be reloaded. This is called **Refresh**. It is managed by circuitry within the memory.







## The capacitor is built on the depth

**Trench Capacitor** 




One bit in a DRAM takes the same place as two MOS transistors. One bit in the SRAM as six MOS transistors!





#### Infineon HYB25D25640 256 Mbit SDRAM







Chip 256Mbit (32M×8)

Synchronously, using the bus clock. Double-edge triggered for double data rate ck + ck (even lower power).


32M  $2^5 \times 2^{20} = 2^{25}$ , 25 address bits used. Time-multiplexed addressing, 13-bit RAS (row), 10 bit CAS (columns), two bank bits BA0 and BA1.

Burst can be 2, 4, 8 Bytes.





## Burst provides faster average access



- To access 1 "random" word in the memory takes three buscycles 3T<sub>Bus</sub>/word (2 T<sub>BUS</sub> are Waitstates)
- To access a "Burst" of 2 words takes 3+1 buscycles, 4/2 = 2T<sub>Bus</sub>/word
- To access a "Burst" of 4 words takes 3+1+1+1 buscycles, 6/4 = 1,5T<sub>Bus</sub>/word
- To acess a "Burst" of 8 words takes 3+1+1+1+1+1+1 cycles, 10/8 = 1,25T<sub>Bus</sub>/word

It's important to have proper use of all fetched words - otherwise you are wasting bus clock cycles with the Burst method!

More about this in the Computer Organization course, when reading about caches.

# Ex 12.1 Dynamic Memory





Chip 256Mbit (32M×8)

a) How many chips are needed for 256M×64?

## Ex 12.1 Dynamic Memory





Chip 256Mbit (32M×8)

a) How many chips are needed for 256M×64?

**Memory** N = 256M M = 64 bits. **Chip** p = 32M q = 8 bits.

Number of columns k = M/q = 64/8 = 8.

Number of rows r = N/p = 256M/32M = 8.

Number of chips  $K = r \times k = 8 \times 8 = 64$ .





Chip 256Mbit (32M×8)

b) How many chips are needed for 512M×72?





Chip 256Mbit (32M×8)

b) How many chips are needed for 512M×72?

**Memory** N = 512M M = 72 bits. **Chip** p = 32M q = 8 bits.

Number of columns k = M/q = 72/8 = 9.

Number of rows r = N/p = 512M/32M = 16.

Number of chips  $K = r \times k = 9 \times 16 = 144$ .





Chip 256Mbit (32M×8)

b) How many chips are needed for 512M×72?

**Memory** N = 512M M = 72 bits. **Chip** p = 32M q = 8 bits.

Number of columns k = M/q = 72/8 = 9.

Number of rows r = N/p = 512M/32M = 16.

Number of chips  $K = r \times k = 9 \times 16 = 144$ .

The "unusual" bit width 72 (= 64 + 8). The 8 extra bits are used for correcting single faults, and to detect double faults.

 (In this way, even capsules small errors could be used as the error can be corrected. They would otherwise have to be discarded).





Chip 256Mbit (32M×8)

b) How many chips are needed for 512M×72?

**Memory** N = 512M M = 72 bits. **Chip** p = 32M q = 8 bits.

Number of columns k = M/q = 72/8 = 9.

Number of rows r = N/p = 512M/32M = 16.


Number of chips  $K = r \times k = 9 \times 16 = 144$ .

The "unusual" bit width 72 (= 64 + 8). The 8 extra bits are used for correcting single faults, and to detect double faults.


(In this way, even capsules small errors could be used as the error can be corrected. They would otherwise have to be discarded).

 Or will a expensive memory be good even if some of the memory cells "wear out" over time.

#### Ex 12.2 ROM and SRAM



Decoder 3-to-8



ROM:





ROM 4M 512k  $\times$  8 bit

RAM:




SRAM 4M 512k  $\times$  8 bit






Suppose that the ROM and the SRAM is to be connected to a **16**-bit microprocessor having **24** bit addressing.

### SRAM size?



How big is the figure SRAM, and which is the address area expressed in hexadecimal numbers

#### SRAM size?



How big is the figure SRAM, and which is the address area expressed in hexadecimal numbers

• Chip:

$$p = 512k \ q = 8 \text{ bits}$$


• Memory:

$$r = 3$$
  $k = 2$   $K = 2 \times 3 = 6$ 

$$M = k \times q = 2 \times 8 = 16$$
 bits  
 $N = p \times r = 512k \times 3 = 1,5M$ 

William Sandqvist william@kth.se

#### **SRAM Control?**



How big is the figure SRAM, and which is the address area expressed in hexadecimal numbers

• Chip:

$$p = 512k \ q = 8 \text{ bits}$$

Memory:


$$r = 3$$
  $k = 2$   $K = 2 \times 3 = 6$ 

$$M = k \times q = 2 \times 8 = 16 \text{ bits}$$
  
 $N = p \times r = 512k \times 3 = 1,5M$ 

$$\overline{RD} = ?$$

$$\overline{WR} = ?$$

### **SRAM Control?**



How big is the figure SRAM, and which is the address area expressed in hexadecimal numbers

• Chip:

$$p = 512k \ q = 8 \text{ bits}$$

Memory:


$$r = 3$$
  $k = 2$   $K = 2 \times 3 = 6$ 

$$M = k \times q = 2 \times 8 = 16$$
 bits  
 $N = p \times r = 512k \times 3 = 1,5M$ 


$$\overline{RD} = \overline{RD}$$
 $\overline{WR} = \overline{WR}$ 

William Sandqvist william@kth.se

## SRAM address range?




## SRAM address range?



Computer:	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Decoder:	1	0		)	7																			
Mem start:	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
• Begin hex	A				8	3		0			0			0				0						
Mem end:	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
• End hex	В					]	F		F				F					Ι	7		F			

## SRAM address range?



Computer:	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Decoder:	1	0		)	7																			
Mem start:	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
• Begin hex	Ā						3		0			0			0				0					
Mem end:	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
• End hex	В					Ι	F		F				F					Ι	7		F			

SRAM address range: A80000 - BFFFFF

Change the address range to 980000 – AFFFFF?

980000 1001|1000|0000|0000|0000|0000|

AFFFFF 1010|1111|1111|1111|1111|

Change the address range to 980000 – AFFFFF?

980000

|10||01||1<mark>|000|0000|0000|0000|0000|</mark>

**AFFFFF** 

| 10 | 10 | 1 | 111 | 1111 | 1111 | 1111 | 1111 | 1

Change the address range to 980000 – AFFFFF?


```
980000
1001|1000|0000|0000|0000|0000|
AFFFFF
1010|1111|1111|1111|1111|
```

```
"10|011" \rightarrow "3" "10|101" \rightarrow "5"
```

Change the address range to 980000 – AFFFFF?

980000 1001|1000|0000|0000|0000|0000| AFFFFF 1010|1111|1111|1111|1111|

 $"10|011" \rightarrow "3"$   $"10|101" \rightarrow "5"$ 



Change the address range to 480000 – 5FFFFF?

Change the address range to 480000 – 5FFFFF?

```
480000
0100|1000|0000|0000|0000|0000|
5FFFF
0101|111|1111|1111|1111|
```

Change the address range to 480000 – 5FFFFF?


```
480000
0100|1000|0000|0000|0000|0000|
5FFFF
0101|1111|1111|1111|1111|
```

```
"01|001" \rightarrow "1" "01|011" \rightarrow "3"
```

Change the address range to 480000 – 5FFFFF?


480000 0100|1000|0000|0000|0000|0000| 5FFFFF 0101|1111|1111|1111|1111|


 $"01|001" \rightarrow "1"$   $"01|011" \rightarrow "3"$ 



Change the address range to 480000 – 5FFFFF?

480000 0100|1000|0000|0000|0000|0000| 5FFFF 0101|1111|1111|1111|1111|





#### ROM 00 00 00...?

Most often a processor reads its first instruction from address 0, then there must be a ROM at that address. Suppose a ROM 2M  $\times$  16 bitar address range 000000 ... and forward. ROM Chip 512k $\times$ 8.

- How many chips are needed?
- How is the decoder connected?
- How are the memory chips connected?
- Which is the address area for the ROM expressed in hexadecimal numbers.

#### ROM 00 00 00...?

Most often a processor reads its first instruction from address 0, then there must be a ROM at that address. Suppose a ROM  $2M \times 16$  bit address range  $000000 \dots$  and forward. ROM Chip  $512k \times 8$ .

#### How many chips are needed?

- How is the decoder connected?
- How are the memory chips connected?
- Which is the address area for the ROM expressed in hexadecimal numbers.

#### **Memory:**


N = 2 M (4.512 k) word is M = 16 bitar

#### **Memory chip:**


p = 512 k word is q = 8 bitar

- Number of rows  $r \le N/p = 4.512k/512k = 4$
- Number of columns  $k \ge M/q = 16/8 = 2$
- Number of chips  $K = r \times k = 4 \times 2 = 8$

### ROM Control connections?




## ROM Control connections?




William Sandqvist william@kth.se

### Decoder ROM connection?




William Sandqvist william@kth.se

### Decoder connection?




William Sandqvist william@kth.se

### Decoder ROM adresses?




### Decoder ROM adresses?



### 00ab|cmmm|mmmm|mmmm|mmmm

```
0000|0000|0|0|0|0 - 0000|0111|F|F|F|F 000000-07FFFF 0000|1000|0|0|0|0 - 0000|1111|F|F|F|F 080000-0FFFFF 0001|0000|0|0|0|0 - 0001|0111|F|F|F|F 100000-17FFFF 0001|1000|0|0|0|0 - 0001|1111|F|F|F|F 180000-1FFFFF
```


### Decoder ROM adresses?



00ab|cmmm|mmmm|mmmm|mmmm


Totaly ROM 000000 - 1FFFFF

### Decoder SRAM+I/O adresses?




00ab|cmmm|mmmm|mmmm|mmmm

### Decoder SRAM+I/O adresses?



00ab|cmmm|mmmm|mmmm|mmmm | 00**10**|0000|0|0|0|0 - 00**10**|0111|F|F|F|F 200000-27FFFF


### Decoder SRAM+I/O adresses?



00ab|cmmm|mmmm|mmmm|mmmm

```
0010|1000|0|0|0|0 - 0010|1111|F|F|F 280000-2FFFFF 0011|0000|0|0|0|0 - 0011|0111|F|F|F| 300000-37FFFF 0011|1000|0|0|0|0 - 0011|1111|F|F|F| 380000-3FFFFF
```

### Decoder SRAM+I/O adresser?




00ab|cmmm|mmmm|mmmm|mmmm

```
0010|0000|0|0|0|0 - 0010|0111|F|F|F 200000-27FFFF 0010|1000|0|0|0 - 0010|1111|F|F|F|F 280000-2FFFFF 0011|0000|0|0|0 - 0011|0111|F|F|F|F 300000-37FFFF 0011|1000|0|0|0 - 0011|1111|F|F|F|F 380000-3FFFFF
```

Possible SRAM+I/O adresser 200000 – 3FFFFF


## Memory map





# Ex 12.3 Input/Output

Peripherals, I/O, are often connected to a CPU as if they were memory chips (though with only a few "memory cells"). Eg. a real time clock chip - keeps track of time and date. It is controlled/read from the 8 built-in registers.




Peripheral circuit connected as a small RAM. Only the 8 least significant bits of data are used. CS Chip Select enables the chip.

Connect a 8 register memory-mapped peripheral device (I/O) to a CPU. The CPU has 16-bit data bus (only 8 bits are used by the chip), and a 24 bit address bus. Use a 3:8-decoder and if needed gates. The peripheral device must be connected so that it can register addresses 0x200010 ... 0x200017.



# Ex 12.3 Input/Output




I/O adresses, at the decoder output "4", 200000 – 27FFFF according to the earlier task.

# Decoding

```
0010|0.000|0000|0000|0001|0.000
0x200010
                        0010|0.000|0000|0000|0001|0.001
0x200011
                        0010|0.000|0000|0000|0001|0.010
0x200012
                        0010|0.000|0000|0000|0001|0.011
0x200013
                        0010 0 .000 0000 0000 0001 0 .100
0 \times 200014
                        0010 0 .000 0000 0000 0001 0 .101
0 \times 200015
                        0010 0 .000 0000 0000 0001 0 .110
0x200016 =
                        0010 0 .000 0000 0000 0001 0 .111
0 \times 200017
                Decoder output "4"
                                                                              RS<sub>2</sub>RS<sub>1</sub>RS<sub>0</sub>
Remains to decode:
          \overline{A_{18} \cdot \overline{A_{17} \cdot \overline{A_{16}} \cdot \overline{A_{15}} \cdot \overline{A_{14}} \cdot \overline{A_{13}} \cdot \overline{A_{12}} \cdot \overline{A_{11}} \cdot \overline{A_{10}} \cdot \overline{A_{9}} \cdot \overline{A_{8}} \cdot \overline{A_{7}} \cdot \overline{A_{6}} \cdot \overline{A_{5}} \cdot \overline{A_{4}} \cdot \overline{A_{3}}}
```




### Connections







### Connections



incomplete decoding?



incomplete decoding?



For full decoding, we used a &-gate with 17 inputs! Sometimes you make a partial decoding. Then you omits address signals and thus can use a gate with fewer inputs.

I/O device addressing is ambiguous, it can be addressed with many different addresses, but the one who writes the program code determines which addresses to use. The main thing is to ensure that the I/O device addresses do not collide with any other device addresses.

## volatile ?



### volatile ?




Since the I/O devices are not true memories - it can seem as if the content can be changed "by itself" - so when you write computer programs you need to "help" the compiler to understand this. It could be done by declaring these adresses as volatile.

This, you will meet in Computer Engineering course.

How to construct a bigger Digital

system?



### BV 10.5

One approach for implementing integer division is to perform repeated subtraction as indicated in pseudo-code.

```
Q = 0;

R = A

While ((R - B) \ge 0) do

R = R - B;

Q = Q + 1;

End while;
```

- a) Give an ASM chart that represents the pseudo-code.
- b) Show the datapath circuit corresponding to part (a).
- c) Give the **ASM chart** for the control circuit corresponding to part (b).

# Algorithmic State Machine

#### ASM method consists of the following steps:

- 1. Creating an algorithm in pseudo code, which describes the desired circuit function.
- 2. Transform the pseudocode to an ASM diagram.
- 3. Design a data flow diagram from the ASM diagram.
- 4. Create a detailed ASM diagram from the data flow diagram.
- 5. Design the control logic based on the detailed ASM chart.




Figure 8.86. Elements used in ASM charts.

```
Q = 0;


R = A

While ((R - B) \ge 0) do

R = R - B;

Q = Q + 1;

End while;
```



```
Q = 0;


R = A


While ((R - B) \ge 0) do


R = R - B;

Q = Q + 1;

End while;
```







```
Q = 0;


R = A

While ((R - B) \ge 0) do

R = R - B;

Q = Q + 1;

End while;
```



```
Q = 0;


R = A

While ((R - B) \ge 0) do

R = R - B;

Q = Q + 1;


End while;
```




$$Q = 0$$
;  
 $R = A$   
While  $((R - B) \ge 0)$  do  
 $R = R - B$ ;  
 $Q = Q + 1$ ;  
End while;

Wait for Start to be released (0), to restart.

### How to test condition?






The test that  $R-B \ge 0$  is done simultaneously with the operation R-B by inspecting flags.

• How do we know when R-B<0?

# Do you remember? ≥

Adder connected as comparator



$$X - Y$$

$$V = c_4 \oplus c_3 \quad N = s_3$$

$$Z = \overline{(s_3 + s_2 + s_1 + s_0)}$$

$$X = Y \implies Z = 1$$

$$X < Y \implies N \oplus V$$

$$X \le Y \implies Z + N \oplus V$$

$$X > Y \implies \overline{Z + N \oplus V} = \overline{Z} \cdot (\overline{N \oplus V})$$

$$X \ge Y \quad \Rightarrow \quad \overline{N \oplus V}$$

$$N$$
 =1  $R_GE_B$ 

This is how a


most common

comparisons ...


computer can do the

# BV 10.5 datapath circuit


• ASM chart lays out the foundation for the hardware.




### BV 10.5 Hardware



### BV 10.5 ASM control



# BV 10.5 complete system



### sin + cos values?

Another bigger Digital system ...



$$x = x + y/2$$


$$y = y - x/2$$


$$start : x = 16 \ y = 0$$


Osquar and Osqulda are implementing a digital design algorithm, to their thesis work. The algorithm calculates **sine** and **cosine** values.

$$x = x + y/2$$
;  $y = y - x/2$ ; (start values  $x = 0$ ,  $y = 16$ ).

Help them with how +y/2 and -x/2 can be implemented in the figure (see four places with question marks). Constants with values 1 and 0 are available at need.







Algorithm for sin + cos Microsoft Excel - sincos.xl \_ B × Arkiv Redigera Visa Infoga Format Verktyg Data Fönster Hjälp Diagram 5 Α В С D 16 -8 12 -14 3 -16 -3 -15 4 5 -10 -10 -15 -3 6 -16 -14 12 8 -8 16 9 16 10 0 11 8 12 14 20 13 16 -3 15 14 15 -10 15 -15 10 10 16 -16 17 -5 -14 5 18 -12 ◆ Serie1 -8 0 -16 19 Π -Serie2 20 -16 8 -5 21 -12 14 22 -5 16 -10 23 15 -15 24 10 10 ▶ N Blad1 / Blad2 \ Blad -20 Klar

William Sandqvist william@kth.se

### Rehearsal before the exam

$$f(x_4, x_3, x_2, x_1, x_0)$$
  $f = ?$   $\overline{f} = ?$ 


	$x_4$	$x_3$	$x_2$	$x_1$	$x_0$	f		$x_4$	$x_3$	$x_2$	$x_1$	$x_0$	f
0	0	0	0	0	0	0	16	1	0	0	0	0	1
1	0	0	0	0	1	0	17	1	0	0	0	1	0
2	0	0	0	1	0	0	18	1	0	0	1	0	1
3	0	0	0	1	1	0	19	1	0	0	1	1	0
4	0	0	1	0	0	0	20	1	0	1	0	0	0
5	0	0	1	0	1	0	21	1	0	1	0	1	0
6	0	0	1	1	0	0	22	1	0	1	1	0	0
7	0	0	1	1	1	0	23	1	0	1	1	1	0
8	0	1	0	0	0	0	24	1	1	0	0	0	1
9	0	1	0	0	1	1	25	1	1	0	0	1	1
10	0	1	0	1	0	0	26	1	1	0	1	0	1
11	0	1	0	1	1	1	27	1	1	0	1	1	1
12	0	1	1	0	0	1	28	1	1	1	0	0	0
13	0	1	1	0	1	1	29	1	1	1	0	1	0
14	0	1	1	1	0	1	30	1	1	1	1	0	0
15	0	1	1	1	1	1	31	1	1	1	1	1	0

$$f(x_4, x_3, x_2, x_1, x_0)$$
  $f = ?$ 

_x <sub>1</sub> :	× o	$\overline{x}_4$		
	^0 00	01	11	10
x <sub>3</sub> x <sub>2</sub> 0 0	<b>0</b> 0	<sup>1</sup> <b>0</b>	<sup>3</sup> <b>0</b>	<sup>2</sup> <b>0</b>
0 1	<sup>4</sup> <b>0</b>	<sup>5</sup> <b>0</b>	<sup>7</sup> <b>0</b>	<sup>6</sup> 0
1 1	<sup>12</sup> <b>1</b>	<sup>1</sup> 3	<sup>1</sup> <b>1</b>	<sup>1</sup> 4
1 0	<sup>8</sup> 0	<sup>9</sup> 1	<sup>1</sup> 1	<sup>1</sup> 0


X :	x	<sup>X</sup> 4		
x <sub>3</sub> 1	× 0 00	01	11	10
x <sub>3</sub> x <sub>2</sub> 0 0	16	<sup>1</sup> 0	<sup>19</sup> 0	18
0 1	<sup>2</sup> 0	<sup>2</sup> <b>0</b>	<sup>23</sup> 0	<sup>22</sup> <b>0</b>
1 1	<sup>28</sup> 0	<sup>29</sup>	<sup>3</sup> <b>0</b>	30 <b>0</b>
1 0	24	25	27	26

$$f(x_4, x_3, x_2, x_1, x_0)$$
  $f = ?$ 



 $f(x_4, x_3, x_2, x_1, x_0) = \sum m(9, 11, 12, 13, 14, 15, 16, 18, 24, 25, 26, 27)$ 

$$f(x_4, x_3, x_2, x_1, x_0)$$
  $f = ?$ 



$$f = \overline{x_4} \, x_3 \, x_2 + x_3 \, \overline{x_2} \, x_0 + x_4 \, \overline{x_2} \, \overline{x_0}$$


William Sandqvist william@kth.se

$$f(x_4, x_3, x_2, x_1, x_0)$$
  $\overline{f} = ?$ 

X	1 <sup>X</sup> 0	$\overline{x}_4$		
x <sub>3</sub>	ÖO	01	11	10
x <sub>3</sub> x <sub>2</sub> 0	00	<sup>1</sup> <b>0</b>	<sup>3</sup> 0	<sup>2</sup> <b>0</b>
0 1	40	<sup>5</sup> 0	<sup>7</sup> 0	<sup>6</sup> 0
1 1	<sup>12</sup> <b>1</b>	13	15	<sup>14</sup>
1 0	80	91	11	<sup>1</sup> 0


_x <sub>1</sub>	x <sub>o</sub>	x <sub>4</sub>		
x <sub>3</sub> x <sub>2</sub> 0	00	01	11	10
<sup>X</sup> 2 0 0	<sup>16</sup>	<sup>1</sup> 0	10	<sup>18</sup>
0 1	<sup>2</sup> 0	<sup>2</sup> 0	<sup>23</sup> 0	<sup>22</sup> 0
1 1	<sup>2</sup> 80	<sup>29</sup>	<sup>3</sup> 10	30
1 0	24	25	<sup>2</sup> 7	26

$$f(x_4, x_3, x_2, x_1, x_0)$$
  $\overline{f} = ?$ 



 $f(x_4, x_3, x_2, x_1, x_0) = \sum m(9, 11, 12, 13, 14, 15, 16, 18, 24, 25, 26, 27)$ 

$$f(x_4, x_3, x_2, x_1, x_0)$$
  $\overline{f} = ?$ 




$$\overline{f} = \overline{x_4} \, \overline{x_3} + \overline{x_3} \, x_0 + x_4 \, x_2 + \overline{x_4} \, \overline{x_2} \, \overline{x_0}$$


William Sandqvist william@kth.se

## Ex 8.1 Binary squarer

Bring out the Boolean equations for a network at minimal SP-form which transforms a three-bit binary coded number X ( $x_2$ ,  $x_1$ ,  $x_0$ ) to a binary coded six bit number U ( $u_5$ ,  $u_4$ ,  $u_3$ ,  $u_2$ ,  $u_1$ ,  $u_0$ ) which is equal to the square of the number  $U = X^2$ .




### 8.1 Truth table




X	$x_2$	$x_1$	$x_0$	$U = X^2$	$u_5$	$u_4$	$u_3$	$u_2$	$u_1$	$u_0$
0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	1
2	0	1	0	4	0	0	0	1	0	0
3	0	1	1	9	0	0	1	0	0	1
4	1	0	0	16	0	1	0	0	0	0
5	1	0	1	25	0	1	1	0	0	1
6	1	1	0	36	1	0	0	1	0	0
7	1	1	1	49	1	1	0	0	0	1

## 8.1 Karnaugh map





Of truth table it shows that  $u_1$  always is equal to 0.  $u_1$  uotput could therefore be connected to 0V (ground) so it will get the constant 0. One can further see that  $u_0$  always is the same as  $x_0$ .  $u_0$  output can therfore be connected directly to  $x_0$  input.

										1
X	$x_2$	$x_1$	$x_0$	$U = X^2$	$u_5$	$u_4$	$u_3$	$u_2$	$u_1$	$u_0$
0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	1
2	0	1	0	4	0	0	0	1	0	0
3	0	1	1	9	0	0	1	0	0	1
4	1	0	0	16	0	1	0	0	0	0
5	1	0	1	25	0	1	1	0	0	1
6	1	1	0	36	1	0	0	1	0	0
7	1	1	1	49	1	1	0	0	0	1



# Mechanical "squarer"





Brock institute for advaced studies function generator


### Ex. 10.9 Stepper motor controller



A stepper motor is a digital component that is driven by pulses.


Stepper motors are usually connected to a counter counting Gray code.

Figure calculator also has a mode-input,  $m_1m_0$ .



$$m_1 m_0 = 00 \rightarrow \text{Reset (fixed position)}$$
  
 $m_1 m_0 = 01 \rightarrow \text{count up (cw)}$   
 $m_1 m_0 = 10 \rightarrow \text{count down (ccw)}$ 

 $m_1 m_0 = 11 \rightarrow \text{Preset (another fixed position)}$ 




# 10.9 State diagram


 $m_1 m_0 = 00 \rightarrow \text{Reset (fixed position)}$ 

 $m_1 m_0 = 01 \rightarrow \text{count up (cw)}$ 

 $m_1 m_0 = 10 \rightarrow \text{count down (ccw)}$ 


 $m_1 m_0 = 11 \rightarrow \text{Preset}$  (another fixed position)  $CP \perp LL$ 






Sometimes you write boolean conditions instead of just the numbers at the arrows. In the figure, both the condition and numbers are used.


#### 10.9 State table and next state decoder






$$q_{1}^{\dagger}q_{0}^{\dagger}(q_{1}q_{0}m_{1}m_{0})$$

\m <sub>1</sub> m <sub>0</sub>										
q <sub>1</sub> q <sub>0</sub> 0	00	01	11	10						
Ч <sub>о</sub> 0 0	00	01	11	10						
0 1	0	11	11	00						
1 1	00	10	11	01						
1 0	00	00	11	11						





$$q_1^+ = q_0^m_0 + \overline{q}_0^m_1$$
  
 $q_0^+ = q_1^m_1 + \overline{q}_1^m_0$