

IE1204 Digital Design




Föreläsningar och övningar bygger på varandra! Ta alltid igen det Du missat! Läs på i förväg – delta i undervisningen – arbeta igenom materialet efteråt!

Shannon dekomposition




Claude Shannon matematiker/elektrotekniker (1916 –2001) (ÖH 8.6)

Visa hur en 4-to-1 **multiplexor** kan användas som "funktionsgenerator" för att tex. Generera OR-funktionen.




(ÖH 8.6)

Visa hur en 4-to-1 multiplexor kan användas som "funktionsgenerator" för att tex. Generera OR-funktionen.-




Multiplexor som funktionsgenerator




Avkodare

x/y avkodare

Ofta samlar man många avkodare till ett funktionsblock. En x/y-avkodare har x ingångssignaler som avkodas till y utsignaler. I figuren visas en 3/8-avkodare, även kallad BIN/OCT-avkodare.



Kanske en våningsindikator till en hiss? (Med en grupp av tre magneter kan man överföra till hisskorgen vilken våning man befinner sig på – onödigt med 8 sensorer).




Show how the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 4, 5, 7)$$

can be implemented using a 3-to-8 decoder and an OR gate.


3-to-8 decoder



Show how the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 4, 5, 7)$$


can be implemented using a 3-to-8 decoder and an OR gate.



Show how the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 4, 5, 7)$$

can be implemented using a 3-to-8 decoder and an OR gate.



• Rätt ordning är viktigt!

Shannon dekomposition

ÖH 8.7 a M

En majoritetsgrind antar på utgången samma värde som en *majoritet* av ingångarna. Grinden kan tex. användas i feltolerant logik, eller till bildbehandlingskretsar.

- a) (Ställ upp grindens sanningstabell och minimera funktionen med Karnaughdiagram. Realisera funktionen med AND-OR grindar.)
- b) Realisera majoritetsgrinden med en 8:1 MUX.
- c) Använd Shannon dekomposition och realisera majoritetsgrinden med en 2:1 MUX och grindar.
- d) Realisera majorotetsgrinden med bara 2:1 MUXar.

	а	b	С	M	Med AND OR grindar
0	0	0	0	0	Wed AND ON gillidal
1	0	0	1	0	
2	0	1	0	0	
3	0	1	1	1	abc
4	1	0	0	0	
5	1	0	1	1	$a\overline{b}c$
6	1	1	0	1	$ab\overline{c}$
7	1	1	1	1	abc

	а	b	С	М	Med AND OR grindar
0	0	0	0	0	Wed AIVD OIV gillidal
1	0	0	1	0	∖ bc M
2	0	1	0	0	a 00 01 11 10
3	0	1	1	1	\overline{abc} $0 0 1 0 5 1 2 0$
4	1	0	0	0	1 40 61 71 61
5	1	0	1	1	$a\overline{b}c$
6	1	1	0	1	$ab\overline{c}$
7	1	1	1	1	abc

$$M = ac + ab + bc$$

8.7b


	а	b	С	M
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

Med 8-to-1 mux ...

8.7b

	а	b	С	M
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1


Med 8-to-1 mux ...




8.7b

	а	b	С	M
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

Med 8-to-1 mux ...






8	7	\mathbf{C}
U		C

	a	b	С	M	
0	0	0	0	0	Sha
1	0	0	1	0	och (
2	0	1	0	0	0011
3	0	1	1	1	abc
4	1	0	0	0	
5	1	0	1	1	$a\overline{b}c$
6	1	1	0	1	$ab\overline{c}$
7	1	1	1	1	abc

Shannon dekomposition. 2-to-1 mux och grindar.




a	b	С	M
0	0	0	0
0	0	1	0
0	1	0	0
	0 0 0	a b0 00 00 1	a b c 0 0 0 0 0 1 0 1 0

$$a\overline{b}c$$

abc

$$M = \overline{abc} + \overline{abc} + \overline{abc} + \overline{abc} + abc =$$

$$= \overline{a(bc)} + \overline{a(bc + bc + bc)} =$$



	а	b	С	M
0	0	0	0	0
1	0	0	1	0
2	0	1	0 1 0	0


Shannon dekomposition. 2-to-1 mux och grindar.

$$a\overline{b}c$$

$$M = \overline{a}bc + a\overline{b}c + a\overline{b}c + abc =$$

$$= \overline{a}(bc) + a(\overline{b}c + \overline{b}c + bc) =$$

1	b	С		?
	0	0	0	
	0	1	1	$\frac{\overline{b}c}{b\overline{c}}$
	1	0	1	$b\bar{c}$
(1	1	1	bc



а	b	С	M
0	0	0	0
0	0	1	0
0	1	0	0
	0 0 0	a b 0 0 0 0 0 1	a b c 0 0 0 0 0 1 0 1 0

Shannon dekomposition. 2-to-1 mux och grindar.

$$a\overline{b}c$$

$$M = \overline{abc} + \overline{abc} + \overline{abc} + abc =$$


$$= \overline{a(bc)} + \overline{a(bc + bc + bc)} =$$

$$= \overline{a(bc)} + a(b+c)$$

$$\begin{array}{c|cccc} b & c & & & \\ \hline 0 & 0 & 0 & & \\ 0 & 0 & R_1^1 & \bar{b}c \\ 1 & 0 & R_1^1 & b\bar{c} \\ 1 & 1 & bc \end{array}$$

	a	b	С	M
0	0	0	0	0
1	0	0	1	0
1 2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

Shannon dekomposition. 2-to-1 mux och grindar.




$$M = \overline{a}bc + \overline{abc} + \overline{abc} + abc =$$


$$= \overline{a}(bc) + \overline{a}(\overline{bc} + \overline{bc} + bc) =$$

$$= \overline{a}(bc) + \overline{a}(b+c)$$

$$\begin{array}{c|cccc} b & c & & & \\ \hline 0 & 0 & 0 & & \\ 0 & 0 & R_1^1 & \bar{b}c \\ 1 & 0 & R_1^1 & b\bar{c} \\ 1 & 1 & bc \end{array}$$



Shannon dekomposition. 2-to-1 mux och grindar.




Ett annat sätt – *a* delar sanningstabellen i två delar. Lös därefter två enklare nät.

$$M = \overline{a(bc)} + a(b+c)$$

8.7d

	а	b	С	M	
0	0	0	0	0	Shannon dokomposition Enhart 2 to
1	0	0	1	0	Shannon dekomposition. Enbart 2-to- 1 muxar.
2	0	1	0	0	, maxan
3	0	1	1	1	abc
4	1	0	0	0	
5	1	0	1	1	$a\overline{b}c$
6	1	1	0	1	$ab\overline{c}$
7	1	1	1	1	abc



1 muxar.

Shannon dekomposition. Enbart 2-to-


5 1 0 1 1
$$a\bar{b}c$$

6 1 1 0 1
$$ab\bar{c}$$

$$M = \overline{a}(bc) + a(b+c)$$
 $g = bc$ $h = b+c$

$$g = \overline{b}(0) + b(c) = \overline{b} \cdot 0 + b \cdot c$$


$$h = b + c$$
 $= b + (b + \overline{b})c = \overline{b}c + b + bc = \overline{b}c + b(1 + c) = \overline{b} \cdot c + b \cdot 1$



8.7d

Shannon dekomposition. Enbart 2-to-1 muxar.

$$a\overline{b}c$$




$$M = \overline{a}(bc) + a(b+c) \quad g = bc \quad h = b+c$$

$$g = \overline{b}(0) + b(c) = \overline{b} \cdot 0 + b \cdot c$$

$$h = b+c \quad = b+(b+\overline{b})c = \overline{b}c + b+bc = \overline{b}c + b(1+c) = \overline{b} \cdot c + b \cdot 1$$

Shannon dekomposition. Enbart 2-to-1 muxar.

$$a\overline{b}c$$



$$M = \overline{a}(bc) + a(b+c) \quad g = bc \quad h = b+c$$

$$g = \overline{b}(0) + b(c) \quad = \overline{b}(0) + b \cdot \overline{c}$$

$$h = b+c \quad = b+(b+\overline{b})c = \overline{b}c + b+bc = \overline{b}c + b(1+c) = \overline{b} \cdot \overline{c} + b \cdot \overline{1}$$

Shannon dekomposition

For the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$$

For the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$$

$$f(w_1, w_2, w_3) = \sum_{m=0}^{\infty} m(000, 010, 011, 110) =$$

$$= w_1 w_2 w_3 + w_1 w_2 w_3 + w_1 w_2 w_3 + w_1 w_2 w_3 + w_1 w_2 w_3 =$$

$$= w_1 (w_2 w_3 + w_2 w_3 + w_2 w_3) + w_1 (w_2 w_3) =$$

For the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$$

$$f(w_{1}, w_{2}, w_{3}) = \sum m(000, 010, 011, 110) =$$

$$= \overline{w_{1}} \overline{w_{2}} \overline{w_{3}} + \overline{w_{1}} \overline{w_{2}} \overline{w_{3}} + \overline{w_{1}} \overline{w_{2}} \overline{w_{3}} + \overline{w_{1}} \overline{w_{2}} \overline{w_{3}} + \overline{w_{2}} \overline{w_$$

For the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$$

$$f(w_{1}, w_{2}, w_{3}) = \sum m(000, 010, 011, 110) =$$

$$= \overline{w_{1}} \overline{w_{2}} \overline{w_{3}} + \overline{w_{1}} \overline{w_{2}} \overline{w_{3}} + \overline{w_{1}} \overline{w_{2}} \overline{w_{3}} + \overline{w_{1}} \overline{w_{2}} \overline{w_{3}} + \overline{w_{2}} \overline{w_$$

For the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$$

use Shannon's expansion to derive an implementation using a 2-to-1 multiplexer and any necessary gates.

$$f(w_{1}, w_{2}, w_{3}) = \sum m(000, 010, 011, 110) =$$

$$= w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} =$$

$$= w_{1} (w_{2} w_{3} + w_{2} w_{3} + w_{2} w_{3}) + w_{1} (w_{2} w_{3}) =$$


$$= w_{1} (w_{2} + w_{3}) + w_{1} (w_{2} w_{3})$$

$$= w_{1} (w_{2} + w_{3}) + w_{1} (w_{2} w_{3})$$


FPGA Logikelement





(ÖH 8.9)





Visa hur en 4 ingångars exorgrind (XOR, udda paritetsfunktion) realiseras i en FPGA-krets. Visa innehållet i SRAM-cellerna (LUT, LookUp Table).

















(ÖH 8.8)





Ställ upp Ställ upp **heladderarens sanningstabell**. Visa hur en heladderare realiseras i en FPGA-krets. Logikelementen i en FPGA har möjlighet att kaskadkoppla C_{OUT} och C_{IN} mellan "grannarna". Visa innehållet i SRAM-cellerna (LUT, LookUp Table).



William Sandqvist william@kth.se








SHIFT med MUX

(BV ex 6.31)


In digital systems it is often necessary to have circuits that can shift the bits of a vector one or more bit positions to the left or right. Design a circuit that can shift a four-bit vector $W = w_3 w_2 w_1 w_0$ one bit position to the right when a control signal *Shift* is equal to 1.


Let the outputs of the circuit be a four-bit vector $Y = y_3y_2y_1y_0$ and a signal k, such that if Shift = 1 then $y_3 = 0$, $y_2 = w_3$, $y_1 = w_2$, $y_0 = w_1$, and $k = w_0$. If Shift = 0 then Y = W and k = 0.



(BV ex 6.31)


Vi använder multiplexorer:






(BV ex 6.31)

Vi använder multiplexorer:






Barrel shifter

BV ex. 6.32 Barrel shifter

The shifter in Example 6.31 shifts the bits of an input vector by one bit position to the right. It fills the vacated bit on the left side with 0. If the bits that are shifted out are placed into the vacated position on the left, then the circuit effectively rotates the bits of the input vector by a specified number of bit positions. Such a circuit is called a *barrel shifter*.

Design a four-bit barrel shifter that rotates the bits by 0, 1, 2, or 3 bit positions as determined by the valuation of two control signals s_1 and s_0 .



En barrelshifter används för att snabba upp flyttalsoperationer.


Barrel shifter




_	W3	₩ ₂	W ₁	w _o	
ς.					
S_1 S_0					
	\top				_
	У3	У2	У ₁	У ₀	

_				
Sanı	-:	-1-		١.
Sanı	nına	ICTA	neii	Ι-
Jaili	11111	JOLA		٠.
	_	,		


S_1S_0	У ₃ У ₂ У ₁ У ₀
0 0	W3 W2 W1 W0
0 1	W ₀ W ₃ W ₂ W ₁
1 0	W ₁ W ₀ W ₃ W ₂
1 1	W3 W2 W1 W0 W0 W3 W2 W1 W1 W0 W3 W2 W2 W1 W0 W3




William Sandqvist william@kth.se




Can	sino	oto	اما	۱.
Sanr	IIIIQ	JSla	DEI	١.







William Sandqvist william@kth.se




Can	sino	oto	اما	۱.
Sanr	IIIIQ	JSla	DEI	١.







William Sandqvist william@kth.se




Can	sino	oto	اما	۱.
Sanr	IIIIQ	JSla	DEI	١.







William Sandqvist william@kth.se




Can	sino	oto	اما	۱.
Sanr	IIIIQ	JSla	DEI	١.







William Sandqvist william@kth.se



_				
Can	nin	20t0	hall	
San	1 111 19	มอเล	DEII	
		-, :		-



Och så vidare ...



William Sandqvist william@kth.se


MUX baserad logik


= Lågpris FPGA



Key Benefits

- Lowest FPGA unit cost starting at \$0.49
- Ultra-low power in Flash*Freeze mode, as low as 2 μW
- Nonvolatile FPGA eliminates unnecessary parts from BOM
- Single-chip and ultra-low-power products simplify board design
- Variety of cost-optimized packages reduce assembly costs
- Low-power FPGAs reduce thermal management and cooling needs






A0 A1 SA B0 B1 SB S0 S1

En enkel teknik som implementerar MUX med få "Pass Transistors". 702 *olika* kombinatoriska funktioner är möjliga med en logikmodul!

William Sandqvist william@kth.se







Actel Corporation manufactures an FPGA family called Act 1, which uses multiplexer based logic blocks. Show how the function

$$f = w_2 \overline{w_3} + w_1 w_3 + \overline{w_2} w_3$$

can be implemented using only ACT 1 logic blocks.

$$f = w_2 \overline{w_3} + w_1 w_3 + \overline{w_2} w_3$$

$$f = w_2 \overline{w_3} + w_1 w_3 + \overline{w_2} w_3$$

$$f = \overline{w_3}(w_2) + w_3(w_1 + \overline{w_2})$$

$$\overline{w_3}(w_2) = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1)$$

$$w_3(w_1 + \overline{w_2}) = w_3(w_1(w_2 + \overline{w_2}) + \overline{w_2}) = w_3(w_2 w_1 + \overline{w_2} w_1 + \overline{w_2}) =$$

$$= w_3(w_2 w_1 + \overline{w_2}(w_1 + 1)) = w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

$$f = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1) + w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

$$f = w_2 \, \overline{w_3} + w_1 \, w_3 + \overline{w_2} \, w_3$$

$$f = \overline{w_3}(w_2) + w_3(w_1 + \overline{w_2})$$

$$\overline{w_3}(w_2) = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1)$$

$$w_3(w_1 + \overline{w_2}) = w_3(w_1(w_2 + \overline{w_2}) + \overline{w_2}) = w_3(w_2 w_1 + \overline{w_2} w_1 + \overline{w_2}) =$$

$$= w_3(w_2 w_1 + \overline{w_2}(w_1 + 1)) = w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

$$f = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1) + w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

$$f = w_2 \overline{w_3} + w_1 w_3 + \overline{w_2} w_3$$

$$f = \overline{w_3}(w_2) + w_3(w_1 + \overline{w_2})$$

$$\overline{w_3}(w_2) = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1)$$


$$w_3(w_1 + \overline{w_2}) = w_3(w_1(w_2 + \overline{w_2}) + \overline{w_2}) = w_3(w_2 w_1 + \overline{w_2} w_1 + \overline{w_2}) =$$

$$= w_3(w_2 w_1 + \overline{w_2}(w_1 + 1)) = w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

$$f = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1) + w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

VHDL

VHDL BV 2.51a



Write VHDL code to describe the following functions

$$f_1 = x_1 \overline{x_3} + x_2 \overline{x_3} + \overline{x_3} \overline{x_4} + x_1 x_2 + x_1 \overline{x_4}$$

$$f_2 = (x_1 + \overline{x_3}) \cdot (x_1 + x_2 + \overline{x_4}) \cdot (x_2 + \overline{x_3} + \overline{x_4})$$


VHDL koden skrivs med en texteditor och sparas i en fil med ändelsen .vhd . Koden består alltid av två avsnitt ENTITY och ARCHITECTURE.

Entity är en beskrivning av hur kretsen "ser ut utifrån" (gränssnittet), och Architecture hur den "ser ut inuti."

VHDL BV 2.51a

$$f_1 = x_1 \overline{x_3} + x_2 \overline{x_3} + \overline{x_3} \overline{x_4} + x_1 x_2 + x_1 \overline{x_4}$$

$$f_2 = (x_1 + \overline{x_3}) \cdot (x_1 + x_2 + \overline{x_4}) \cdot (x_2 + \overline{x_3} + \overline{x_4})$$




Programkod skrivs med texteditorer. Man kan därför bara göra textkommentarer till koden. Ett typsnitt med fast bredd används (ex. Courier New).

Kommentarer börjar med

Om man vill, kan man "rita" förtydligande ASCII-grafik inom kommentarraderna.


Man brukar också indentera textblock som hör ihop för ökad tydlighet.



VHDL BV 2.51a

$$f_1 = x_1 \overline{x_3} + x_2 \overline{x_3} + \overline{x_3} \overline{x_4} + x_1 x_2 + x_1 \overline{x_4}$$

$$f_2 = (x_1 + \overline{x_3}) \cdot (x_1 + x_2 + \overline{x_4}) \cdot (x_2 + \overline{x_3} + \overline{x_4})$$



ENTITY Functions **IS**

END Functions

ARCHITECTURE LogicFunc OF Functions IS BEGIN

(x2 OR NOT x3 OR NOT x4);

END LogicFunc ;

VHDL BV 6.21

Using a **selected** signal assignement, write VHDL code ____ for a 4-to-2 binary encoder. Only one of w0 ...w3 is "1" at a time.

```
ENCODER

w3

w2

w1

w1


w0
```


```
LIBRARY ieee;
USE IEEE.std_logic_1164.all;
ENTITY ENCODER IS
   PORT( w :IN STD_LOGIC_VECTOR( 3 DOWNTO 0 ) ;
         y : OUT STD_LOGIC_VECTOR( 1 DOWNTO 0 ) );
END ENCODER
ARCHITECTURE Behavior OF ENCODER IS
BEGIN
   WITH W SELECT
      y <= "00" WHEN "0001",
           "01" WHEN "0010",
           "10" WHEN "0100",
           "11" WHEN OTHERS;
END Behavior ;
```


MUX med K-map


(8.10) Extrauppgift

x_2 x_1	х 00	<i>Y</i> 01	11	10
x ₃ x ₂ 0 0	0_	1_	³ 0	21
0 1	40	51	71	⁶ 0
1 1	¹² 0	13	15	14
1 0	8 _	9 _	10	10











 s_0


 $x_3x_2(1,1) \Longrightarrow$


 $x_3x_2(1,0) \Rightarrow$





$$Y = \overline{x_2} \, \overline{x_0} + \overline{x_1} x_0 + x_1 \overline{x_0} x_3 + \overline{x_3} x_2 x_0$$














Eller om det är svårt att få tag i x_0 inverterad ...