
# VHDL for a code lock



# Description of the code lock template




The Code Lock template applies to a simplified lock that opens when you press the key "1" and then release the key.

Almost all digital designs are now carried out using high-level languages like VHDL/Verilog. Our basic course in digital technology does not allow to teach VHDL language, however, you will be able to transform the "template code lock" into useful VHDL code at the lab.

If you think that the VHDL language seems interesting, then the school has several advanced digital technology courses

# At lab you expand this code to create a four digit code lock!




#### lockmall.vhd

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
entity codelock is
                     in std_logic;
in std_logic_vector(1 to 3);
in std_logic_vector(1 to 4);
out std_logic_vector(4 downto 0);
   port( clk:
            Κ:
            R:
            q:
            UNLOCK: out std_logic );
end codelock;
architecture behavior of codelock is
subtype state_type is integer range 0 to 31;
signal state, nextstate: state_type;
begin
nextstate_decoder: -- next state decoding part
process(state, K, R)
 begin
   case state is
      when 0 \Rightarrow if (K = "001" and R = "0001")
                                                      then nextstate <= 1;
                  else nextstate <= 0;</pre>
                  end if;
      when 1 \Rightarrow if (K = "001" and R = "0001")
                                                     then nextstate <= 1;
                  elsif (K = "000" and R = "0000") then nextstate <= 2;
                  else nextstate <= 0;</pre>
                  end if;
      when 2 to 30 => nextstate <= state + 1;
      when 31 => nextstate <= 0;
   end case;
end process;
debug output: -- display the state
q <= conv_std_logic_vector(state,5);</pre>
output_decoder: -- output decoder part
process(state)
begin
  case state is
     when 0 to 1 => UNLOCK <= '0';
     when 2 to 31 => UNLOCK <= '1';
  end case;
end process;
state_register: -- the state register part (the flipflops)
process(clk)
begin
  if rising_edge(clk) then
     state <= nextstate;</pre>
  end if;
end process;
end behavior;
```

#### Moore machine

The code lock is The code lock is designed as a Moore machine.




The different blocks in the code are identified with "labels".

```
next_state_decoder:
output_decoder:
state_register:
```

## VHDL processes

With a "process" you can describe what should be performed in a block without having to go into the details of how this should be done.



VHDL code is written as such processes.

## Parts of the program

```
library IEEE;
use IEEE.std_logic_1164.all;
start use IEEE.std_logic_arith.all;
                                                                                                                               output_decoder: -- output decoder part
process(state)
             entity codelock is
                               lock is
tk: in std_logic;
K: in std_logic_vector(1 to 3);
R: in std_logic_vector(1 to 4);
q: out std_logic_vector(4 downto 0);
UNLOCK: out std_logic );
                                                                                                                                      when 0 to 1 => UNLOCK <= '0';
when 2 to 31 => UNLOCK <= '1';
                  port( clk:
                                                                                                                                                       -- the state register part (the flipflops)
                                                                                                                               state_register:
process(clk)
                                                                                                             end
start
           architecture behavior of codelock is
subtype state_type is integer range 0 to 31;
signal state, nextstate: state_type;
                                                                                                                                 if rising_edge(clk) then
                                                                                                                                 state state;end if;
                vocess(state, X, R)
                  Again

case state is

when 0 ⇒ if (K = "100" and R ="0001") then nextstate <= 1;

else nextstate <= 0;

end if;

when 1 ⇒ if (K = "100" and R ="0001") then nextstate <= 1;

else f (K = "000" and R = "0000") then nextstate <= 2;

else nextstate <= 0;

end if;
                                                                                                                                   entity
                                                                                                                                    architecture
                                                                                                                                    next state decoder:
                    end 10;
when 2 to 30 mb nextstate <m state + 1;
when 31 mb nextstate <m 0;
and case;
                                                                                                                                    output decoder:
                 nd process;
                                                                                                                                    state register:
              debug_output: -- display the state
q <= conv_std_logic_vector(state,5);</pre>
```


```
entity
architecture
    next_state_decoder:
    output_decoder:
    state_registers:
```

# entity

```
entity
                        Block-description, input signals and
                        output signals
                                                q[4..0]
    library IEEE;
                                         K[1..3]
                                                UNLOCK
    use IEEE.std logic 1164.all;
                                         R[1..4]
    use IEEE.std logic arith.all;
start
    entity codelock is
       port(clk: in std_logic;
                       in std logic vector (1 to 3);
                       in std logic vector (1 to 4);
                      out std logic vector (4 downto 0);
                UNLOCK: out std_logic );
    end codelock;
```

The program entity is a description of the code lock as a "black box" with input and output signals.

#### **Bits and Bitvectors**



You can customize the indexing of variables so that it is consistent with the data sheets - less risk of mistakes!

# **Architecture - define suitable datatypes**

The program part architecture contains the description of the behavior of the block.

```
Description of the behavior of the block architecture behavior of codelock is subtype state type is integer range 0 to 31; signal state, nextstate: state type;

begin;

Here we create a new datatype, state_type, that can have integer values between 0 and 31. The compiler then prevents us from (accidentally) use other values.

Signals state and nextstate are of this datatype.
```

Here we create a new datatype, state\_type, that can have integer values between 0 and 31. The compiler then prevents us from (accidentally) use other values. Signals state and nextstate are of this datatype.

#### Architecture - next state decoder

```
nextstate_decoder: -- next state decoding part
rocess(state, K, R)
begin
    when 0 => if (K = "001" and R ="0001")
                                                then nextstate <= 1;
              else nextstate <= 0;</pre>
               end if:
     when 1 => if (K = "001" and R = "0001")
                                                then nextstate <= 1;
               elsif (K = "000" and R = "0000") then nextstate <= 2;
               else nextstate <= 0;
               end if:
    when 2 to 30 => nextstate <= state + 1;
    when 31
                 => nextstate <= 0;
 end case:
end process;
```

Next state decoder is the central part of the program. By using the case-statement you can write the code in such a way that it confirms to the state diagram.

# Troubleshooting help - the state is shown with five LEDs

```
debug_output: -- display the state
q <= conv_std_logic_vector(state,5);

The function conv_std_logic_vector() converts
state (an integer between 0...31) to a 5-bit bitvector q,
q(4) ... q(0).</pre>
```


To troubleshoot, we want to be able to follow which state the machine is in. The function  $conv\_std\_logic\_vector()$  converts ,state (an integer between 0...31) to to a 5-bit bitvector q, q(4) ... q(0). In order to use this conversion function one has to include the library IEEE.std\_logic\_arith.all.

## **Output decoder**

```
output_decoder: -- output decoder part
process(state)
begin
  case state is
   when 0 to 1 => UNLOCK <= '0';
   when 2 to 31 => UNLOCK <= '1';
  end case;
end process;</pre>
```

The output decoder is written "straightforward" by a case-statement.

# State register



By using the function rising\_edge(clk) we let the compiler "understand" that we want to use the flip-flops inside the MAX-chip in order to build a register.

William Sandqvist william@kth.se