LAB VHDL-programing

With a breakoutboard one can use the


breadboard with components that actually is intended for surface mounting on circuit boards. One can then easily try different couplings.

In this way, we use the same technique as in the previous lab - even though we now move on to more complex so-called CPLD circuitry and are programming them with the VHDL language.



MAX-chip






Laboration task - codelock




- Task: to write VHDL code for a code lock that opens with the code "the last four digits of your social security number".
- **Help:** a VHDL "template" for a released first diait simplified code lock that opens still pressed first digit with the code "number one". pressed waitfor first diait the lock is open for 30 clock pulses -п-п_ -Instor-Nästa tillstånds-Utgångs-Utstoravkodare heter avkodare heter Kombi-Kombi-Tillnatoriskt natoriskt stånds nat register nat Återkoppling

LAB equipment with a MAX-chip








The keys are decoded as "One of three" columns (**K**), and "one of four" lines (**R**).


Quartus tutorial for MAX CPLD on school centraly administrated computers




• Start with creating a new project.

File, New, New Quartus II Project


New Project Wizard



Project Name and Directory



Add Files



William Sandqvist william@kth.se

Family and Device Settings


Device family ——			Show in 'Available devices' list
Family: MAX3000	A		Package: Any
Devices: All Target device			
			Pin count: Any
			Speed grade: Any
	lata tha tha Ema		✓ Show advanced devices
	lected by the Fitter		
 Specific device 	selected in 'Available	e devices' list	☐ HardCopy compatible only
C Other: n/a			
vailable devices:			
Name	Core Voltage	Macrocells	
PM3032ALC44-4	3.3V	32	
PM3032ALC44-7	3.3V	32	
PM3032ALC44-10	3.3V	32	
PM3032ATC44-4	3.3V	32	
PM3032ATC44-7	3.3V	32	
	3.3V	32	
PM3032ATC44-10	3.3V	32	
		64	
PM3032ATC44-10 PM3032ATI44-10 PM3064ALC44-4	3.3V		
PM3032ATI44-10 PM3064ALC44-4			
PM3032ATI44-10 PM3064ALC44-4 Companion device			
PM3032ATI44-10			

Family: MAX3000A Available devices: EPM3032ALC44-10


EDA Tool Settings

Tool Type	Tool Name	Format(s)	Run Tool Automatically	
Design Entry/Synthesis	<none></none>	▼ <none></none>	Run this tool automatically to synthesize the current des	ign
Simulation	<none></none>	▼ <none></none>	Run gate-level simulation automatically after compilation	
Fiming Analysis	<none></none>	▼ <none></none>	Run this tool automatically after compilation	
Formal Verification	<none></none>	-		
Board-Level	Timing	<none></none>		
	Symbol	<none></none>		
	Signal Integrity	<none></none>	▼	
Waw	Boundary Scan	<none></none>		'nα
tool t	vill not han Qu	use an	y other programmi so we go straight	ing


Summary



Project is created




VHDL code




- Create a blank file for the VHDL-code. File, New, VHDL File
- The template program is complete (but it is to a simplified code lock).

Paste the VHDL code



Analysis and Synthesis






When you have newly written code, it is unnecessary to run the entire tool chain - the chances are that there are errors along the way ...

• From start run only **Analysis & Synthesis**.


Analysis and Synthesis







Labequipment has different wiring!










It's DB25 connector pin No. 1 ... 10 that are used by the keys.

What applies for your equipment?



JTAG


TDI	-	TMS	TDO	TCK
GND	-	-	VCC	GND

This is how you identify pin number 1.



Pin Planner






At the lab, all equipment are connected in different ways, so you have to make your own pin-planning for your lab equipment. The image pin-plan can only be seen as an example.




Start Compilation



• Start Compilation runs the whole tool-chain.



Compilation successful




The 3 warnings (moore with other program versions) is about "tools" that are missing in our program version but that we do not need.

William Sandqvist william@kth.se

Chip-programming










A **JTAG** contact is connected to the MAX-chip for "in circuit programming".

Chip-programming is done with a *USB-blaster*.

Try out the functioning!






Template application is for a simplified code lock that opens to the key "1", a little too easy it seems ...!

Open the lock with your social security number!

• Now it's time to rewrite the VHDL code so that the lock opens to the last four digits of your social security


number!



(If you prepare the code for your social security number, then two in a group can contribute with half of the code at the lab).

Description of the code lock template

The combination lock template is for a simplified lock that opens instantly when you press the key "1".



Virtually all digital design are now using high-level languages like VHDL / VERILOG. Our first course in digital technology does not allow space to teach VHDL language, however, you will be able to reshape "the template code lock" into useful VHDL code before the lab.

Do you think that the VHDL language seems interesting, so the school has several digital technology advanced courses

•••

Moore machine

```
Input signals Next State register: output decoder:

State output decoder:


Output decoder signals
```

The different blocks in the code are identified with "labels"

```
next_state_decoder:
output_decoder:
state_register:
```

VHDL process

With a "process" one can be describe what a block is to perform without having to go into detail on how this should be done.



lockmall.vhd

```
library IEEE;
        use IEEE.std logic 1164.all;
                                                                          output_decoder: -- output decoder part
        use IEEE.std_logic_arith.all;
                                                                          process(state)
start
                                                                          begin
        entity codelock is
                                                                            case state is
           port( clk:
                         in std_logic;
                                                                              when 0 to 1 => UNLOCK <= '0';
                         in std_logic_vector(1 to 3);
                                                                              when 2 to 31 => UNLOCK <= '1';
                          in std_logic_vector(1 to 4);
                                                                            end case:
                          out std logic vector(4 downto 0);
                                                                          end process;
                  UNLOCK: out std_logic );
        end codelock;
                                                                          state_register: -- the state register part (the flipflops)
                                                                 end
start
                                                                          process(clk)
        architecture behavior of codelock is
                                                                          begin
        subtype state type is integer range 0 to 31;
                                                                            if rising_edge(clk) then
        signal state, nextstate: state_type;
                                                                               state <= nextstate;
                                                                            end if;
        begin
                                                                          end process;
        rextstate decoder: -- next state decoding part
                                                                          end behavior:
                                                                                              end
        process(state, K, R)
        begin
           case state is
                                                                             entity
             when 0 \Rightarrow if (K = "100" and R = "0001")
                                                      then nextstate <= 1;
                       else nextstate <= 0;
                                                                             architecture
                       end if;
             when 1 \Rightarrow if (K = "100" and R = "0001")
                                                      then nextstate <= 1;
                       elsif (K = "000" and R = "0000") then nextstate <= 2;
                       else nextstate <= 0;
                                                                             next state decoder:
                       end if;
             when 2 to 30 => nextstate <= state + 1;
                                                                             output_decoder:
             when 31
                         => nextstate <= 0:
           end case;
        end process:
                                                                             state register:
        debug output: -- display the state
        q <= conv std_logic_vector(state,5);</pre>
```

Codelock VHDL

entity

library IEEE;

start


Block-description, input signals and

q[4..0]

output signals


Bitvectors and bit's

You can customize the indexing of variables so that it is consistent with the data sheets - less risk of mistakes!



```
K: in std_logic_vector(1 to 3);
R: in std_logic_vector(1 to 4);
q: out std_logic_vector(4 downto 0);
```

$$K = "001"$$
 bit vector $K(3) = '1'$ bit



$$q = "00001"$$
 bit vector $q(0) = '1'$ bit

architecture

Description of the block behavior

```
architecture behavior of codelock is
subtype state_type is integer range 0 to 31;
signal state, nextstate: state_type;
```

begin;

start

Here we create a new data type, **state_type**, which can have integer values between 0 and 31. The compiler prevents us then from (accidentally) use other values. Signals **state** and **nextstate** are of this datatype.

```
nextstate decoder: -- next state decoding part
process(state, K, R)
begin
   case state is
     when 0 \Rightarrow if (K = "001" and R = "0001") then nextstate <= 1;
                else nextstate <= 0;</pre>
                end if:
     elsif (K = "000" and R = "0000") then nextstate <= 2;</pre>
                else nextstate <= 0;</pre>
                end if:
                                                   first digit
     when 2 to 30 => nextstate <= state + 1;
                                                   released
     when 31 => nextstate <= 0;</pre>
                                           first digit
                                           still pressed
  end case:
                                                    first digit
end process;
                                           waitfor
                                           first diait
                                                            the lock is open
                                                            for 30 clock pulses
```

To troubleshoot, we want to be able to follow the state machine is in ...

```
debug_output: -- display the state
q <= conv_std_logic_vector(state,5);</pre>
```

The function $conv_std_logic_vector()$ converts state (an integer between 0...31) to a 5-bit bit vector q, $q(4) \dots q(0)$.


```
output_decoder: -- output decoder part
process(state)
begin
  case state is
    when 0 to 1 => UNLOCK <= '0';
    when 2 to 31 => UNLOCK <= '1';
  end case;
end process;</pre>
```

```
state_register: -- the state register part (the flipflops)
process(clk)
begin
  if rising_edge(clk) then
     state <= nextstate;</pre>
  end if;
end process;
                                 nextstate
                                                      state
end behavior;
                          end
                                        clk
```

Open the lock with your social security number!

• Now it's time to rewrite the VHDL code so that the lock opens to the last four digits of your social security

number!






Simulate with ModelSim




ModelSim can be used to simulate the VHDL code, to determine whether it is "right" thought.


One can perform simulations that take into account "time delay" and other phenomena inside the intended target circuit.



Start ModelSim. Click on Jumpstart for help with setting up a project.

Create a project






Project Name

MAXsim may be an appropriate name

Project location

H:/MAXwork browse to the same working directory you used for Quartus

Add a VHDL-file




We choose "Add Existing File" to add a VHDL file to the project.

"Browse" to the file **codelock.vhd** as we created earlier with **Quartus**.

William Sandqvist william@kth.se

Codelock template in ModelSim



Compile for simulation

ModelSim has its own compiler to produce the VHDL code for simulation. Though we have compiled the VHDL code in **Quartus** we must nevertheless compile it again with **ModelSim**.





Choose Compile menu, alternative Compile All.



Now the VHDL code is also compiled for modelsim. The status symbol changes from a blue question mark to a green check!

Simulate the codelock template





Download The design to the simulator. Select the Library tab, and open the folder work. Double click on the "Entity" codelock.


Transcript-window

A series of commands are now resulting in that the design is loaded into the simulator.

In the **Transcript** window, you can follow the commands

that are executed.

Transcript window is a terminal window where you give commands, but you can also give most commands by menu selection, or by clicking the buttons.



Commands are, however, always printed in the Transcript window, no matter how they are delivered. William Sandqvist william@kth.se

Prepare the simulation

We need to have a number of windows open in order to

follow the simulation.

Give commands in the Transcript window. Or click on the View menu.

VSIM> view objects

VSIM> view locals

VSIM> view source

VSIM> view wave -undock

View Compile Simulate

✓ Library (u)

✓ Locals

✓ Objects

✓ Process

✓ Project (x)


✓ Transcript

✓ Waye

Modelsim consists of "windows". It can be difficult to see everything at the same time. The **Zoom / Unzoom** enlarges the window. With the button **Dock / Undock** the window can be moved to any location. The **Close** button closes the window.

William Sandqvist william@kth.se

Signals in Wave-window



Signals in Wave

If you have many signals, it is a good idea to select the signals you are interested to join in the **Wave** window, but here we choose to follow all:


add wave *

There are several ways to add signals to the **Wave** window:

- Choose signals in **Object**-window and "drag and drop" the selection to the **Wave** window.
- Right click in the **Object**-window and choose **Add to Wave**.

Format, Radix, Hexadecimal

The statevariable **q**has 32 different states,
such a variable is
easier to follow if it is
defined as a hexadecimal digit,
00 ... 1F instead of a
five bit binary number.



UUUUU is exchanged to **XX** in **Wave**-window. The other variables are best suited as a binary number.

Create stimuli

Stimuli. Input signals as clock pulses or keystrokes, are created with the command **force** in the **Transcript**-window.


```
VSIM 3> force codelock/clk 1 Ons, 0 10ns -repeat 20ns
VSIM 4> force codelock/k 000
VSIM 5> force codelock/r 0000
VSIM 6> run 100ns
```

The default time resolution in **Wave** is nanoseconds, **ns**. A suitable clock frequency for a code lock may however be as low as 5 Hz, or a cycle time of 0.2 sec. It will be easiest to use a unrealistic high clock frequency with a period of 20 ns.

force codelock/clk 1 Ons, 0 10ns -repeat 20ns
Generates clockpulses for ever.

T=20ns
f=50MHz
10ns


Simulate key-press




force codelock/k 000 force codelock/r 0000 run 100ns force codelock/k 001 force codelock/r 0001 run 30ns

force codelock/k 000
force codelock/r 0000
run 800ns


Find in the Wave-window



Add a Cursor. Search for "Signal Value".




Practice at home for the lab!



VHDL testbench



Template program - state diagram



William Sandqvist william@kth.se

Keypad and Statecounter

Good choice of data types makes the code self-explanatory!

```
Clk q[4..0] WNLOCK R[1..4]
```

```
K: in std_logic_vector(1 to 3);
R: in std_logic_vector(1 to 4);
```

$$123$$

K = "001" bitvector

R = "0001" bitvector

K(3)='1' bit

R(4)='1' bit

State counter:
$$q = 00001$$
 bit bit $q(0) = 1$

lockmall.vhd

This code is given

```
library IEEE;
use IEEE.std_logic_1164.all;
                                                                         output decoder: -- output decoder part
use IEEE.std_logic_arith.all;
                                                                         process(state)
                                                                         begin
entity codelock is
                                                                           case state is
   port( clk:
                   in std logic;
                                                                              when 0 to 1 => UNLOCK <= '0';
           K:
                   in std_logic_vector(1 to 3);
                                                                              when 2 to 31 => UNLOCK <= '1';
           R:
                   in std_logic_vector(1 to 4);
                                                                           end case:
                   out std logic vector(4 downto 0);
                                                                         end process;
           UNLOCK: out std logic );
end codelock;
                                                                         state register: -- the state register part (the flipflops)
                                                                         process(clk)
architecture behavior of codelock is
                                                                         begin
subtype state_type is integer range 0 to 31;
                                                                           if rising_edge(clk) then
signal state, nextstate: state type;
                                                                              state <= nextstate;
                                                                           end if:
                                                                         end process;
nextstate decoder: -- next state decoding part
                                                                         end behavior;
process(state, K, R)
                     It's easy to see that this is correct!
begin
                                                                                           first diait
                                                                                           released
      when 0 \Rightarrow if (K = "100" and R = "0001")
                                                   then nextstate <= 1;
                else nextstate <= 0;
                                                                            first diait
                end if;
                                                                             still pressed
      when 1 \Rightarrow if (K = "100" and R = "0001")
                                                   then nextstate <= 1:
                elsif (K = "000" and R = "0000") then nextstate <= 2;
                                                                                              first diait
                else nextstate <= 0;</pre>
                                                                                              pressed
                end if:
                                                                           waitfor
      when 2 to 30 => nextstate <= state + 1;
                                                                            first diait
                                                                                                             the lock is open
      when 31
                   => nextstate <= 0;
                                                                                                             for 30 clock pulses
   end case;
end process;
debug_output: -- display the state
q <= conv std logic vector(state,5);</pre>
```

lockmall_with_error.vhd

```
library IEEE;
                                                                           debug output: -- display the state
use IEEE.std logic 1164.all;
                                                                           g <= conv std logic vector(state,5);</pre>
use IEEE.std logic arith.all;
                                                                           output decoder: -- output decoder part
entity codelock is
                                                                           process(state)
   port( clk:
                    in std logic;
                                                                           begin
                   in std logic vector(1 to 3);
           к:
                                                                             case state is
                    in std_logic_vector(1 to 4);
                                                                                when 0 to 1 => UNLOCK <= '0';
                    out std logic vector(4 downto 0);
                                                                                when 2 to 31 => UNLOCK <= '1';
           UNLOCK: out std logic );
                                                                             end case;
end codelock;
                                                                           end process;
architecture behavior of codelock is
                                                                           state register: -- the state register part (the flipflops)
subtype state type is integer range 0 to 31;
                                                                           process(clk)
signal state, nextstate: state_type;
                                                                           begin
                                                                             if rising edge(clk) then
begin
                                                                                state <= nextstate;
nextstate_decoder: -- next state decoding part
                                                                             end if:
begin
                                                                           end process;
nextstate decoder: -- next state decoding part
                                                                           end behavior;
process(state, K, R)
                        Now it's hard to see if this is correct or not?
 begin
      when 0 \Rightarrow if(((R(2)='0') \text{ and } (R(3)='0') \text{ and } (K(2)='0') \text{ and } (K(3)='1')) and
                    ( not (( not ((K(1)='0') and (R(1)='0') and (R(4)='1'))) and
                    ( not ((K(1)='1') and (R(1)='1') and (R(4)='0'))))))
                 then nextstate <= 1;
                 else nextstate <= 0;
                 end if;
      when 1 \Rightarrow if(((R(2)='0') \text{ and } (R(3)='0') \text{ and } (K(2)='0') \text{ and } (K(3)='1')) and
                    ( not (( not ((K(1)='0') and (R(1)='0') and (R(4)='1'))) and
                    ( \text{ not } ((K(1)='1') \text{ and } (R(1)='1') \text{ and } (R(4)='0'))))))
                                then nextstate <= 1;
                 elsif (K = "000" and R = "0000") then nextstate <= 2;
                 else nextstate <= 0;
                 end if:
      when 2 to 30 => nextstate <= state + 1;
      when 31
                    => nextstate <= 0;
   end case;
end process;
```

William Sandqvist william@kth.se

lockmall_with_error.vhd

Means both expressions the same thing?

```
(K = "100" and R = "0001")
```

Is this really the same thing?

```
(((R(2)='0') \text{ and } (R(3)='0') \text{ and } (K(2)='0') \text{ and } (K(3)='1')) \text{ and } (not ((not ((K(1)='0') \text{ and } (R(1)='0') \text{ and } (R(4)='1'))) \text{ and } (not ((K(1)='1') \text{ and } (R(4)='0'))))))
```

Someone "promises" that the code is correct but how can you know if this is absolutely true?

Testbench

thank's to: Francesco Robino

tb_lockmall.vhd

tb_lockmall.vhd

We need to write a VHDL testbench

A test bench applications can test every possible key combinations and report if a problem occurs ...

It can automatically loop through all possible key-presses and report on whether the lock is trying to open.

There are $2^7 = 128$ possible key combinations and we would be completely exhausted if we tried to try them all by hand.

entity – a testbench has no ports


```
entity tb_codelock is
```

- -- entity tb_codelock has no ports
- -- because it's for simulation only
 end tb_codelock;

Some internal signals are needed

Our codelock is used as a component

Generate a simulation clock



-- generate a simulation clock
clk <= not clk after 10 ns;</pre>

Instantiation and signal mapping

A nested loop creates keystrokes

```
process
begin
 for k in 0 to 7 loop
   K_test <= conv_std_logic_vector(k,3);</pre>
16 for r in 0 to 15 loop
     prev_K_test <= K_test;</pre>
     prev_R_test <= R_test;</pre>
     R_test <= conv_std_logic_vector(r,4);</pre>
     wait until CLK='1';
   end loop;
 end loop;
                    8.16=128 turns
end process;
```

report, severity note, severity error

Tests if state q = "00001" will be reached by any combination.

```
first digit
check:
                                            first digit
process(q)
                                            pressed
                                    waitfor
begin if ((q = "00001")  and
           (prev_K_test = conv_std_logic_vector(1,3)) and
           (prev_R_test = conv_std_logic_vector(1,4)))
      then assert false report
         "Lock tries to open for the right sequence!"
         severity note;
      else if ((q = "00001"))
      then
        assert false report
         "Lock tries to open with the wrong sequence!"
         severity error;
      else report "Lock closed!" severity note;
            end if;
     end if;
                                   William Sandqvist william@kth.se
 end process check;
```

Simulate and find the error!

What else besides pressing the "1" key could open the lock?

7

