IE1204/5 Digital Design example exam

- Part A1 (10p in total) eight short *Analysis* tasks, 1p or 2p each
- They are corrected only as Right/Wrong!
- You need to get at least 6p on A1, otherwise parts A2 and B will not be marked at all!
 - Part A2 (10p in total) two *Methodology* tasks. Marked only if there is at least 6p in part A1.
 - Part B (10p in total) two *Design problems*.

 Marked Only if there is at least 11p in parts A1+A2.

Pass-limit for the entire exam is at least **11p**, A1+A2+(B). You can pass with no points from part B.

Grading scale

A1 10p **A2** 10p **B** 10p

Less than 11p på $A1+A2 \Rightarrow F$ Part B will not be marked!

Max 30

0 –	11 –	16 –	19 –	22 –	25
F	E	D	С	В	A

Less than 6p at $A1 \Rightarrow F$ Part A" will not be marked!

• You can theoretical get grade C without solving part B.

Part A1 Analysis

- Right or wrong, 0p / 1p / 2p
- Minimum 6p out of 10p, otherwise parts A2 and B will not be marked at all!

$$f(x, y, z) = z(x + xy) + xyz + xyz = \{SoP\}_{min} = ?$$

$$f(x, y, z) = z(x + xy) + xyz + xyz = \{SoP\}_{min} = ?$$

$$f(x, y, z) = xyz + xyz + xyz + xyz$$

$$f(x, y, z) = \overline{z(x + xy)} + xy\overline{z} + xyz = \{SoP\}_{\min} = ?$$

$$f(x, y, z) = \overline{xyz} + \overline{xyz} + xyz + xyz + xyz$$

$$\downarrow yz \qquad f$$


$$\downarrow 00 \quad 01 \quad 11 \quad 10$$

$$\downarrow 0 \quad | \overline{xyz} | \overline{xyz} | \overline{xyz}$$

$$\downarrow 1 \quad | \overline{xyz} | \overline{xyz} | \overline{xyz} | \overline{xyz}$$


$$f(x, y, z) = z(x + xy) + xyz + xyz = \{SoP\}_{min} = ?$$

$$f(x, y, z) = xyz + xyz + xyz + xyz + xyz$$



$$f(x, y, z) = z(x + xy) + xyz + xyz = \{SoP\}_{min} = ?$$

$$f(x, y, z) = xyz + xyz + xyz + xyz + xyz$$



?: Part A1 (1/0) task 2.

2's complement-representation of an 8-bit number.

$$(B7)_{16} - (A6)_{16} = ?_{16}$$

 $\pm ?_{10} - \pm ?_{10} = \pm ?_{10}$

2's complement-representation of an 8-bit number.

$$(B7)_{16} - (A6)_{16} = ?_{16}$$

 $\pm ?_{10} - \pm ?_{10} = \pm ?_{10}$

$$(B7)_{16} = (10110111)_2 = (-01001001)_2 = (-49)_{16} = (-73)_{10}$$

$$(A6)_{16} = (10100110)_2 = (-01011010)_2 = (-5A)_{16} = (-90)_{10}$$


$$(B7)_{16} - (A6)_{16} = (B7)_{16} + (5A)_{16} = (11)_{16}$$

$$(-73)_{10} - (-90)_{10} = (17)_{10}$$

	$x_3 x_2 x_1 x_0$	f		$x_3 x_2 x_1 x_0$	f
0	0000	1	8	1000	1
1	0001	0	9	1001	_
2	0010	1	10	1010	_
3	0011	_	11	1011	0
4	0100	0	12	1100	1
5	0101	1	13	1101	0
6	0110	0	14	1110	_
7	0111	0	15	1111	0

$$f(x_3x_2x_1x_0) = \{PoS\}_{min} = ?$$

?: Part A1 (1/0) task 4.




A, B, C, D = ?


Lookup-table!

$$x y XOR$$

 $0 0 0 0 = D$
 $0 1 1 = B$
 $1 0 1 = C$
 $1 1 0 = A$
 $A = 0 B = 1 C = 1 D = 0$


?: Part A1 (1/0) task 5.






PullDown-circuit
$$\overline{Q} = A \cdot \overline{B} \implies Q = \overline{A \cdot \overline{B}} = \{dM\} = \overline{A} + B$$

?: Part A1 (1/0) task 6.



$$(q_1q_0) = 00 \rightarrow ?? \rightarrow ?? \rightarrow ?? \rightarrow ?? \dots$$





Next state
$$q_1q_0$$
 $q_1^+ = q_1 \cdot q_0$ $q_0^+ = q_1$ $q_1^+q_0^+$ $q_0^+ = q_1$ $q_1^-q_0^ q_0^+ = q_1$ $q_1^-q_0^ q_0^+ = q_1$ $q_1^-q_0^ q_0^-q_0^ q_0^-q_0^-$

$$(q_1q_0)\!=00\to 10\to 01\to 00\dots$$

?: Part A1 (1/0) task 7.

Complete this flow chart (for an asynchronous sequential circuit) with circles around stable states and by crossing out the conditions that can not be reached.






Inexpensive point for all those who did not "skip" section on asynchronous sequential circuits ...


• Conclusion: Do not skip any sections of the course!

?: Part A1 (1/0) task 8.

• Draw entity-box with signal names and circuit diagram ...



architecture behavioral of BUZZER is
begin




Part A2 Methodology

- Will be marked if you get at least 6p in part A1
- You need to get at least 11 p in A1 +
 A2 for the part B to be marked


?: Part **A2** (5p) task **9**.

- First, complete the full adder truth table.
- Then construct a full adder from two 4:1 MUXes.
- We assume the Carry signal cin also available in the complemented form (as shown on Figure).

a	b	C_{in}	C_{out}	S
0	0	0	0	0
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		




!: Part A2 (5p) task 9.




William Sandqvist william@kth.se

?: Part **A2** (5p) task **10**.




- •A coffee machine has two input signals: **coin** from the coin slot to indicate that a coin passed a photocell there and **full** from a user who observes the plastic cup to be filled. Coin = 1 when the coin passed the photocell. **full** = 1 when the cup is full.
- •The coffee machine has two output signals: **drop_cup** to a unit containing plastic cups and **coffee** to a magnetic valve for filling the coffee. The cap unit drops a cup was once **drop_cup** becomes "1" and coffee is filled as long as **coffee** = 1.

?: Part A2 (5p) task 10.




- Construct a synchronous Moore machine that follows the given state diagram.
- State assignments must control the outputs directly. No output decoder is used.
- Use positive edge-triggered D flip-flops and gates of your choice.
- Draw a complete circuit diagram.


!: Part A2 (5p) task 10.



William Sandqvist william@kth.se

!: Part A2 (5p) task 10.





William Sandqvist william@kth.se

Part B Design

- We mark part B (10p) if you get at least 11p at A1 + A2
- Tasks can always be solved in different ways. We mark as far as possible taking into account possible errors from previous steps
- Digital design is a creative process

?: Part **B** (5p) task **13**.

Sequence Detector.





Obtain a minimal state table (show that it is minimal) for a synchronous sequential circuit of Moore-type with an input signal (w), and an output signal (z). The sequence net will generate the output 1 if it detects either input sequence 110 or 101, also overlapping sequences are valid (eg. 1101, is 110 followed by 101, will give output 00011). Derive the state diagram.

- a) (4p) Set up the circuit's state table, show that it is minimal, and draw the state diagram.
- b) (2p) Use Gray code to encode the states and set up the **encoded state table**. Obtain the **minimized expressions** for the **next state** and **output value**. No schematic of the circuit is needed to be drawn.

!: Part **B** (5p) task **13**.

a) (4p)





Minimal number of states

$$(AB)(C)(DF)(E)$$

$$A_0 \rightarrow (ABCE) \quad A_1 \rightarrow (ABCE) \quad B_0 \rightarrow (E) \quad B_1 \rightarrow (C)$$

$$B_0 \rightarrow (ABCE) \quad B_1 \rightarrow (ABCE) \quad (A)(B)(C)(DF)(E)$$

$$C_0 \rightarrow (DF) \quad C_1 \rightarrow (ABCE) \quad D_0 \rightarrow (A) \quad D_1 \rightarrow (DF)$$


$$E_0 \rightarrow (ABCE) \quad E_1 \rightarrow (DF) \quad F_0 \rightarrow (E) \quad F_1 \rightarrow (C)$$


$$(AB)(C)(DF)(E) \quad (A)(B)(C)(D)(E)(F)$$

Was minimal from the beginning!

William Sandqvist william@kth.se

!: Part **B** (5p) task **13**.





$$q_{0}^{*} = f(q_{2}, q_{1}, q_{0}, w)$$


$$q_{1}q_{0}$$

$$wq_{2} \begin{array}{cccc} 00 & 01 & 11 & 10 \\ 00 & 0 & 0 & 0 \\ - & - & 0 & 0 \\ 11 & - & 1 & 1 \\ 10 & 1 & 1 & 1 \end{array}$$

$$q_{0}^{*} = w$$


William Sandqvist william@kth.se

?: Part **B** (5p) task **12**.



• In order to study the I²C data transfer we want to construct a Moore-equivalent asynchronous sequential circuit which gives output signal busy = 1 during the time from the start signal to the stop signal. When no data communication occurs busy = 0


!: Part **B** (5p) task **12**.



 $SDA \longrightarrow I2C \longrightarrow busy/\overline{idle}$


- In a state a we "wait" for the start (b), therefore the input signal 10 is impossible (marked with *). The protocol prohibits the alteration of data SDA when SCL is **high**. Therefore, the input signal 01 is impossible in state e (marked with *). This gives two additional don't care positions in the table.
- One see immediately which states can be merged.

!: Del **B** (5p) uppg **12.**



- We can use Gray code for state assignment: a = 00, bc = 01, de
- = 11. The unused state 01 can have any next state except 01.

!: Del **B** (5p) uppg **12.**



• Note that the resulting implementation is hazard-free becuase all adjacent 1's are covered by the same implicant.

Good Luck!