

Shannon decomposition



Claude Shannon mathematician / electrical engineer (1916 –2001)

(Ex 8.6)


Show how a 4-to-1 multiplexer can be used as a "function generator" for example to generate the OR function.



(Ex 8.6)


Show how a 4-to-1 multiplexer can be used as a "function generator" for example to generate the OR function.

Multiplexer as function generator




(Ex 8.6)

Show how a 4-to-1 multiplexer can be used as a "function generator" for example to generate the OR function.




Multiplexer as function generator



Show how the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 4, 5, 7)$$


can be implemented using a 3-to-8 decoder and an OR gate.



Show how the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 4, 5, 7)$$


can be implemented using a 3-to-8 decoder and an OR gate.




Show how the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 4, 5, 7)$$

can be implemented using a 3-to-8 decoder and an OR gate.



• The correct order is important!



A majority gate outputs the same value as the majority of the inputs. The gate can for example be used in fault-tolerant logic, or in image processing circuits.

- a) Set up the gate's truth table and minimize the function with Karnaugh map. Realize the function with AND-OR gates.
- b) Realize the majority gate with an 8:1 MUX.
- c) Use Shannon decomposition and realize the majority gate with a 2:1 MUX and gates.
- d) Realize the majority gate with only 2:1 MUXes.

	а	b	С	M	With AND OR gates
0	0	0	0	0	Williand On gales
1	0	0	1	0	
2	0	1	0	0	
3	0	1	1	1	abc
4	1	0	0	0	
5	1	0	1	1	$a\overline{b}c$
6	1	1	0	1	$ab\overline{c}$
7	1	1	1	1	abc

	а	b	С	M	With AND OR gates
0	0	0	0	0	William On gales
1	0	0	1	0	∖ bc M
2	0	1	0	0	a 00 01 11 10
3	0	1	1	1	$\frac{1}{abc}$ $0 0 1 0 1 0 2 0$
4	1	0	0	0	1 40 61 (1 61)
5	1	0	1	1	$a\overline{b}c$
6	1	1	0	1	$ab\overline{c}$
7	1	1	1	1	abc

	а	b	С	M	With AND OR gates
0	0	0	0	0	Will Fill D ON gales
1	0	0	1	0	∖ bc M
2	0	1	0	0	a 00 01 11 10
3	0	1	1	1	\overline{abc} \circ $0 0 1 0 1 0 2 0$
4	1	0	0	0	1 40 51 71 61
5	1	0	1	1	$a\overline{b}c$
6	1	1	0	1	$ab\overline{c}$
7	1	1	1	1	abc

M = ac + ab + bc

8.7b


	а	b	С	M
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

With 8-to-1 mux ...

8.7b

	а	b	С	M
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1


With 8-to-1 mux ...



8.7b

	а	b	С	M
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

With 8-to-1 mux ...




	Z	
	0	M
_	1	

8	. 7	⁷ C

	а	b	С	M	
0	0	0	0	0	Shar
1	0	0	1	0	and
2	0	1	0	0	
3	0	1	1	1	abc
4	1	0	0	0	
5	1	0	1	1	$a\overline{b}c$
6	1	1	0	1	$ab\overline{c}$
7	1	1	1	1	abc

Shannon decomposition. **2-to-1 mux** and gates.




	а	b	С	M
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0 0 0

$$a\bar{b}c$$

abc

$$M = \overline{abc} + \overline{abc} + \overline{abc} + \overline{abc} =$$

$$= \overline{a(bc)} + \overline{a(bc + bc + bc)} =$$



	а	b	С	M
0	0	0	0	0
1	0	0	0 1 0	0
2	0	1	0	0


Shannon decomposition. **2-to-1 mux** and gates.

$$a\bar{b}c$$

$$M = \overline{a}bc + a\overline{b}c + a\overline{b}c + ab\overline{c} + abc =$$

$$= \overline{a}(bc) + a(\overline{b}c + \overline{b}c + bc) =$$

1	b	С		?
	0	0	0	
	0	1	1	$\overline{b}c$
	1	0	1	$b\bar{c}$
	1	1	1	bc



а	b	С	M
0	0	0	0
0	0	1	0
0	1	0	0
	0 0 0	a b 0 0 0 0 0 1	a b c 0 0 0 0 0 1 0 1 0

$$\begin{bmatrix} 2 & 0 & 1 & 0 & 0 \\ 3 & 0 & 1 & 1 & 1 \end{bmatrix}$$

Shannon decomposition. 2-to-1 mux and gates.


$$a\bar{b}c$$

$$M = \overline{abc} + a\overline{bc} + a\overline{bc} + abc =$$


$$= \overline{a(bc)} + a(\overline{bc} + \overline{bc} + bc) =$$

$$= \overline{a(bc)} + a(b+c)$$

8.7c



Shannon decomposition. **2-to-1 mux** and gates.




$$M = \overline{abc} + \overline{abc} + \overline{abc} + abc =$$

$$= \overline{a(bc)} + \overline{a(bc + bc} + bc) =$$


$$= \overline{a(bc)} + a(b+c)$$





	а	b	С	M
0	0	0	0	0
1	0	0	1	0
2	0	1	1911	\mathcal{D}^0
3	0	1	1	1
4	1	0	0	0
5	1	0	$\frac{1}{2}$	1
6	1	1	JK 0	1
7	1	1	1	1

and gates.




Another way -a divides the truth table in two halves. Then solve two simpler nets.


$$M = \overline{a(bc)} + a(b+c)$$

8.7d

	a	b	С	M	
0	0	0	0	0	Shannon decomposition Only 2 to 1
1	0	0	1	0	Shannon decomposition. Only 2-to-1 muxes.
2	0	1	0	0	
3	0	1	1	1	abc
4	1	0	0	0	
5	1	0	1	1	$a\overline{b}c$
6	1	1	0	1	$ab\overline{c}$
7	1	1	1	1	abc



abc



$$4 \ 1 \ 0 \ 0 \ 0$$

5 1 0 1 1
$$a\bar{b}c$$

6 1 1 0 1
$$ab\bar{c}$$

$$M = \overline{a}(bc) + a(b+c) \quad g = bc \quad h = b+c$$


$$g = \overline{b}(0) + b(c) \quad = \overline{b} \cdot 0 + b \cdot c$$

$$h = b+c \quad = b+(b+\overline{b})c = \overline{b}c + b+bc = \overline{b}c + b(1+c) = \overline{b} \cdot c + b \cdot 1$$

	a	b	С	M
0	0	0	0	0
_	_	_	_	_

Shannon decomposition. Only 2-to-1 muxes.

$$a\overline{b}c$$




$$M = \overline{a}(bc) + a(b+c) \quad g = bc \quad h = b+c$$

$$g = \overline{b}(0) + b(c) = \overline{b} \cdot 0 + b \cdot c$$

$$h = b+c \quad = b+(b+\overline{b})c = \overline{b}c + b+bc = \overline{b}c + b(1+c) = \overline{b} \cdot c + b \cdot 1$$

Shannon decomposition. Only 2-to-1 muxes.

$$a\bar{b}c$$



$$M = \overline{a}(bc) + a(b+c) \quad g = bc \quad h = b+c$$

$$g = \overline{b}(0) + b(c) \quad = \overline{b}(0) + b \cdot \overline{c}$$

$$h = b+c \quad = b+(b+\overline{b})c = \overline{b}c + b+bc = \overline{b}c + b(1+c) = \overline{b} \cdot \overline{c} + b \cdot \overline{1}$$

For the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$$

use Shannon's expansion to derive an implementation using a 2-to-1 multiplexer and any necessary gates.

For the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$$

use Shannon's expansion to derive an implementation using a 2-to-1 multiplexer and any necessary gates.

$$f(w_{1}, w_{2}, w_{3}) = \sum m(000, 010, 011, 110) =$$

$$= w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} =$$

$$= w_{1} (w_{2} w_{3} + w_{2} w_{3} + w_{2} w_{3}) + w_{1} (w_{2} w_{3}) =$$

$$= w_{1} (w_{2} w_{3} + w_{2} w_{3} + w_{2} w_{3}) + w_{1} (w_{2} w_{3}) =$$

$$= w_{1} (w_{2} w_{3} + w_{2} w_{3} + w_{2} w_{3}) + w_{1} (w_{2} w_{3}) =$$

For the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$$

use Shannon's expansion to derive an implementation using a 2-to-1 multiplexer and any necessary gates.

$$f(w_{1}, w_{2}, w_{3}) = \sum m(000, 010, 011, 110) =$$

$$= w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} =$$

$$= w_{1} (w_{2} w_{3} + w_{2} w_{3} + w_{2} w_{3}) + w_{1} (w_{2} w_{3}) =$$

$$= w_{1} (w_{2} + w_{3}) + w_{1} (w_{2} + w_{3}) + w_{1} (w_{2} + w_{3}) =$$

$$= w_{1} (w_{2} + w_{3}) + w_{1} (w_{2} + w_{3}) + w_{1} (w_{2} + w_{3}) =$$

$$= w_{1} (w_{2} + w_{3}) + w_{1} (w_{2} + w_{3}) + w_{1} (w_{2} + w_{3}) =$$

For the function

$$f(w_1, w_2, w_3) = \sum m(0, 2, 3, 6)$$


use Shannon's expansion to derive an implementation using a 2-to-1 multiplexer and any necessary gates.

$$f(w_{1}, w_{2}, w_{3}) = \sum m(000, 010, 011, 110) =$$

$$= w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} + w_{1} w_{2} w_{3} =$$


$$= w_{1} (w_{2} w_{3} + w_{2} w_{3} + w_{2} w_{3}) + w_{1} (w_{2} w_{3}) =$$

$$= w_{1} (w_{2} + w_{3}) + w_{1} (w_{2} + w_{3})$$








(Ex 8.9)





Show how a four-input XOR gate (XOR, odd parity function) is realized in an FPGA circuit. Show the contents of the SRAM cells (LUT, Lookup Table)

















(Ex 8.8)




Set up full adder truth table. Show how a full adder is implemented in an FPGA chip. Logic elements of an FPGA is able to cascade COUT and CIN between "neighbors." Show the contents of the SRAM cells (LUT, Lookup Table).






William Sandqvist william@kth.se (Digital Design Ex4)




William Sandqvist william@kth.se (Digital Design Ex4)




William Sandqvist william@kth.se (Digital Design Ex4)


In digital systems it is often necessary to have circuits that can shift the bits of a vector one or more bit positions to the left or right. Design a circuit that can shift a four-bit vector $W = w_3 w_2 w_1 w_0$ one bit position to the right when a control signal *Shift* is equal to 1. Let the outputs of the circuit be a four-bit vector $Y = y_3 y_2 y_1 y_0$ and a signal k, such that if Shift = 1 then $y_3 = 0$, $y_2 = w_3$, $y_1 = w_2$, $y_0 = w_1$, and $k = w_0$. If

Shift = 0 then Y = W and k = 0.





We uses MUXes:






We uses MUXes:






If Shift = 1 then
$$y_3 = 0$$
, $y_2 = w_3$, $y_1 = w_2$, $y_0 = w_1$, and $k = w_0$.
If Shift = 0 then $y_3 = w_3$, $y_2 = w_2$, $y_1 = w_1$, $y_0 = w_0$, and $k = 0$.

We uses MUXes:






If Shift = 1 then
$$y_3 = 0$$
, $y_2 = w_3$, $y_1 = w_2$, $y_0 = w_1$, and $k = w_0$.
If Shift = 0 then $y_3 = w_3$, $y_2 = w_2$, $y_1 = w_1$, $y_0 = w_0$, and $k = 0$.

BV ex. 6.32 Barrel shifter

The shifter in Example 6.31 shifts the bits of an input vector by one bit position to the right. It fills the empty bit on the left side with 0. If the bits that are shifted out are placed into the empty position on the left, then the circuit effectively rotates the bits of the input vector by a specified number of bit positions. Such a circuit is called a *barrel shifter*.

Design a four-bit barrel shifter that rotates the bits by 0, 1, 2, or 3 bit positions as determined by the valuation of two control signals s_1 and s_0 .




A barrel shifter is used to speed up floating point operations.


Barrel shifter



	S_1S_0		У3	У ₂	У ₁	У ₀
0	0	0	W ₃	W ₂	W ₁	w ₀
1	0	1	w ₀	W3	W ₂	w_1
2	1	0	W ₁	w ₀	W3	w_2
3	1	1	W ₃ W ₀ W ₁ W ₂	W ₁	w ₀	w ₃


Truth table:






	S_1S_0		У3	У2	У ₁	У ₀
0	0	0	W ₃	W ₂	W ₁	w ₀
1	0	1	W ₀	W3	W ₂	w_1
2	1	0	W ₁	W ₀	W3	w_2
3	1	1	₩3 ₩0 ₩1 ₩2	W ₁	w ₀	W ₃


Truth table:







	S_1S_0		У3	У ₂	У ₁	У ₀
0	0	0	(W)	W ₂	W ₁	w ₀
1	0	1	w _o	W3	W ₂	w_1
2	1	0	W ₁	W ₀	W ₃	w_2
3	1	1	W ₃ W ₀ W ₁ W ₂	W ₁	w ₀	W3


Truth table:










Truth table:









Truth table:








Truth table:

And so on ...




William Sandqvist william@kth.se (Digital Design Ex4)

= Lowcost FPGA




Key Benefits

- Lowest FPGA unit cost starts at \$0.49
- Ultra-low power in Flash*Freeze mode, as low as 2 μW
- Nonvolatile FPGA eliminates unnecessary parts from BOM
- Single-chip and ultra-low-power products simplify board design
- Variety of cost-optimized packages reduce assembly costs
- Low-power FPGAs reduce thermal management and cooling needs









Actel Corporation manufactures an FPGA family called Act 1, which uses multiplexer based logic blocks. Show how the function

$$f = w_2 \overline{w_3} + w_1 w_3 + \overline{w_2} w_3$$

can be implemented using only ACT 1 logic blocks.

$$f = w_2 \overline{w_3} + w_1 w_3 + \overline{w_2} w_3$$

$$f = w_2 \overline{w_3} + w_1 w_3 + \overline{w_2} w_3$$


$$f = \overline{w_3}(w_2) + w_3(w_1 + \overline{w_2})$$

$$\overline{w_3}(w_2) = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1)$$

$$w_3(w_1 + \overline{w_2}) = w_3(w_1(w_2 + \overline{w_2}) + \overline{w_2}) = w_3(w_2 w_1 + \overline{w_2} w_1 + \overline{w_2}) =$$

$$= w_3(w_2 w_1 + \overline{w_2}(w_1 + 1)) = w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

$$f = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1) + w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$



$$f = w_2 \, \overline{w_3} + w_1 \, w_3 + \overline{w_2} \, w_3$$

$$f = \overline{w_3}(w_2) + w_3(w_1 + \overline{w_2})$$

$$\overline{w_3}(w_2) = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1)$$

$$w_3(w_1 + \overline{w_2}) = w_3(w_1(w_2 + \overline{w_2}) + \overline{w_2}) = w_3(w_2 w_1 + \overline{w_2} w_1 + \overline{w_2}) =$$

$$= w_3(w_2 w_1 + \overline{w_2}(w_1 + 1)) = w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

$$f = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1) + w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

$$f = w_2 \overline{w_3} + w_1 w_3 + \overline{w_2} w_3$$

$$f = \overline{w_3}(w_2) + w_3(w_1 + \overline{w_2})$$

$$\overline{w_3}(w_2) = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1)$$


$$w_3(w_1 + \overline{w_2}) = w_3(w_1(w_2 + \overline{w_2}) + \overline{w_2}) = w_3(w_2 w_1 + \overline{w_2} w_1 + \overline{w_2}) =$$

$$= w_3(w_2 w_1 + \overline{w_2}(w_1 + 1)) = w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

$$f = \overline{w_3}(\overline{w_2} \cdot 0 + w_2 \cdot 1) + w_3(\overline{w_2} \cdot 1 + w_2 \cdot w_1)$$

VHDL BV 2.51a

Write VHDL code to describe the following functions



$$f_1 = x_1 \overline{x_3} + x_2 \overline{x_3} + \overline{x_3} \overline{x_4} + x_1 x_2 + x_1 \overline{x_4}$$

$$f_2 = (x_1 + \overline{x_3}) \cdot (x_1 + x_2 + \overline{x_4}) \cdot (x_2 + \overline{x_3} + \overline{x_4})$$


VHDL code is written with a text editor and saved in a file with the extension. vhd. The code always consists of two sections ENTITY and ARCHITECTURE.

Entity is a description of how the circuit "looks from the outside" (the interface), and Architecture how it "looks like inside."

VHDL BV 2.51a

$$f_{1} = x_{1} \overline{x_{3}} + x_{2} \overline{x_{3}} + \overline{x_{3}} \overline{x_{4}} + x_{1} x_{2} + x_{1} \overline{x_{4}}$$

$$f_{2} = (x_{1} + \overline{x_{3}}) \cdot (x_{1} + x_{2} + \overline{x_{4}}) \cdot (x_{2} + \overline{x_{3}} + \overline{x_{4}})$$



Program code is written with a text editor. So we can only do text comments to the code. A fixed-width font is used (eg. Courier New).

Comments begin with

__

If you wish, you can "draw" clarification ASCII graphics in the comment lines..


One usually indent text blocks that belong together for greater clarity.

-- | Functions | -- | x1 | -- | x2 | f1 | -> - | -- | x3 | f2 | -> - | -- | x4 | -- | |

VHDL BV 2.51a

$$f_{1} = x_{1} \overline{x_{3}} + x_{2} \overline{x_{3}} + \overline{x_{3}} \overline{x_{4}} + x_{1} x_{2} + x_{1} \overline{x_{4}}$$

$$f_{2} = (x_{1} + \overline{x_{3}}) \cdot (x_{1} + x_{2} + \overline{x_{4}}) \cdot (x_{2} + \overline{x_{3}} + \overline{x_{4}})$$



ENTITY Functions IS

END Functions

END LogicFunc ;

ARCHITECTURE LogicFunc OF Functions IS BEGIN

VHDL BV 6.21

Using a **selected** signal assignement, write VHDL code for a 4-to-2 binary encoder. Only one of w0 ...w3 is "1" at a time.

```
ENCODER

w3

w2

y1


w1


w0
```


```
LIBRARY ieee;
USE IEEE.std logic 1164.all;
ENTITY ENCODER IS
   PORT( w :IN STD LOGIC VECTOR( 3 DOWNTO 0 ) ;
         y :OUT STD LOGIC VECTOR ( 1 DOWNTO 0 ) );
END ENCODER
ARCHITECTURE Behavior OF ENCODER IS
BEGIN
   WITH W SELECT
      y <= "00" WHEN "0001",
           "01" WHEN "0010",
           "10" WHEN "0100",
           "11" WHEN OTHERS;
END Behavior :
```

(8.10) Additional if time permits


X_3	× 00	<i>Y</i> 01	11	10
x ₃ x ₂ 0 0	0_	1_	³ 0	21
0 1	40	5	⁷ 1	⁶ 0
1 1	¹ 0	13	15	14
1 0	8 _	9 _	10	10










William Sandqvist william@kth.se (Digital Design Ex4)









 $x_3x_2(0,1) \Longrightarrow$










$$x_3x_2(1,1) \Rightarrow$$


 $x_3x_2(1,0) \Longrightarrow$





$$Y = \overline{x_2} \, x_0 + \overline{x_1} \, x_0 + x_1 \, x_0 \, x_3 + \overline{x_3} \, x_2 \, x_0$$














Or if you don't have acess to the variable x_0 inverted ...