
IE1204 Digital Design



L10: State Machines (Part 2)

Masoumeh (Azin) Ebrahimi
KTH/ICT
mebr@kth.se

IE1204 Digital Design



New rules for exams

- Please check the link
 - https://www.kth.se/en/student

Do not forget to register for the exam


Lab2

- Knowledge control
- Lab preparation work

This lecture

BV pp. 528-532, 557-567

Sequential System




A sequential system has a built-in memory - the output depends therefore BOTH on the current and previous value(s) of the input signal

Lecture 8 - Lecture 13

Basic method for the design of state machines


- 1. Analyze the specification of the circuit
- 2. Create state diagrams
- 3. Set up the state table
- 4. Minimize state table (this lecture)
- Assign codes for states
- 6. Choose the type of flip-flops
- 7. Realize the circuit using Karnaugh maps

Moore Machine




 In a Moore-type machine output signals depend only on the current state

Input vs. output - Moore




Output visible after the state has changed

Mealy-type machine



 In a Mealy machine, output signals depend on both the current state <u>and</u> inputs


Input vs. output - Mealy



Output appears directly after the input has changed

Unused state


- Sometimes you get more states than you need when selecting a code
- "Unused" states must be taken care of so that the state machine does not hangs at the start-up (if reset is not used)



Present	Next		
state	w = 0	<i>w</i> = 1	Output
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y ₂ Y ₁	Z
00	00	01	0
01	00	10	0
10	00	10	1
11	dd	dd	d


Example: (0,0,1) sequence generator

3 states => 2 flip-flops. One unused state.




Next-state function

	Current state	Output signal	Nex	xt state
-	Y ₂ Y ₁	Z	Y ₂ '	$\overline{Y_1}$
S0	0 0	0	0	1
S1	0 1	0	1	0
S 2	1 0	1	0	0
	1 1	_	_	- (not 11)




Karnaugh maps


Cur stat	rent te	Ou ^s	tput nal	t	Ne	xt s	tate
У	′ 2 У 1		Z		Y_2	Y_1	
S0 C	0		0		0	1	
S1 C) 1		0		1	0	
S2 1	0		1		0	0	
<i>→</i> 1	1		_		-	- (not 11)
	1		1		1	0)







$$Y_1 = \overline{y}_2 \overline{y}_1$$




$$z = y_2$$

• OK, 10 not 11!

State table after Karnaugh minimization


Current state	Output signal	Next state
y ₂ y ₁	Z	Y_2Y_1
S0 0 0 S1 0 1	0	0 1
S1 0 1	0	1 0
S2 1 0	1	0 0
1 1	1	1 0

The unused state goes to S2



Logic circuit for the sequence

The implementation uses D flip-flops




$$Y_2 = y_1$$

$$Y_1 = \overline{y}_2 \overline{y}_1$$

$$z = y_2$$


Logic circuit for the sequence



$$Y_1 = \overline{y}_2 \overline{y}_1$$

$$Y_2 = y_1$$

$$z = y_2$$



State minimization

- When designing complex state machines, it often happens that there are equivalent states that can be grouped together to obtain a more efficient implementation
- Two states S₁ are S₂ are called equivalent if and only if, for every possible input sequence, the same output will be produced regardless of whether S₁ or S₂ is the initial state

State minimization

- The following example illustrates one minimization method which can be used for state minimization
- This method identifies states which are not equivalent (this is often easier)
- First, we introduce some terminology

0- and 1-successors

- If input w = 0 is applied to a state machine in state S_1 and the result is that the machine moves to state S_2 , we say that S_2 is a 0- S_1 S1
- If input w = 1 is applied to a state machine in state S₁ and the result is that the machine moves to state S₃, we say that S₃ is a 1successor of S₁
- We will refer to successors as k-successors, where k can be 0 or 1


State minimization Basic idea

 Two states are <u>not</u> equivalent if they have different output values




State minimization Basic idea

 Two states are <u>not</u> equivalent if at least one of their k-successors are not equivalent




Example State minimization




State table





Present state	Next state $w = 0$ $w = 1$		Output z
	VV = O	VV = 1	
Α	В	С	1

State table



Present	Next	Output	
state	w = 0	<i>w</i> = 1	Z
Α	В	С	1
В	D	F	1
C	F	Е	0
D	В	G	1
E	F	С	0
F	E	D	0
G	F	G	0

Partition

- The minimization procedure first considers the states of a machine as a set and then breaks this set into partitions that are not equivalent.
- A partition consists of one or more blocks
 - each block contains states that may be equivalent
 - different blocks contain states that are not definitely equivalent

Example state minimization

- Start
 - Just one block containing all states
 - $P_1 = (ABCDEFG)$


Present	Next	Output	
state	w = 0	w = 1	Z
A	В	C	1
В	D	F	1
С	F	E	0
D	В	G	1
E	\mathbf{F}	C	0
\mathbf{F}	E	D	0
G	F	G	0

Example state minimization P_1 = (ABCDEFG)

Stage 1:

- Which states have different outputs?
 - ABD has output z = 1
 - CEFG have output z = 0
 - => P₂= (ABD) (CEFG)

States A, B, D can therefore never be equivalent to any of the conditions C, E, F, G so they form different groups



Present			
state	w = 0	w = 1	Output z
A	В	С	1
В	D	F	1
С	F	Е	0
D	В	G	1
E	F	C	0
\mathbf{F}	Е	D	0
G	F	G	0

Example state minimization P_2 = (ABD) (CEFG)

Stage 2

ABD

w=1

W=0

– Which states have different k-successors?

Present	Next	Output	
state	w = 0	w = 1	z
A	В	С	1
В	D	F	1
C	F	\mathbf{E}	0
D	В	G	1
E	F	C	0
F	Е	D	0
G	F	G	0



- 0-successor: $A \rightarrow B$, $B \rightarrow D$, $D \rightarrow B$ (all transitions go to the same block)
- 1-successor: $A \rightarrow C$, $B \rightarrow F$, $D \rightarrow G$ (all transitions go to the same block)



- 0-successor: $C \to F$, $E \to F$, $F \to E$, $G \to F$ (all transitions go to the same block)
- 1-successor: $C \to E$, $E \to C$, $F \to D$, $G \to G$ ($F \to D$ goes to another block)

Example state minimization P_2 = (ABD) (CEFG)

Stage 2

ABD

CEFG

– Which states have different k-successors?

Present	Next state		Output
state	w = 0	w = 1	Z
A	В	С	1
В	D	F	1
C	F	\mathbf{E}	0
D	В	G	1
E	F	C	0
F	Е	D	0
G	F	G	0

 Block ABD

- 0-successor: $A \rightarrow B$, $B \rightarrow D$, $D \rightarrow B$ (all transitions go to the same block)
- 1-successor: $A \rightarrow C$, $B \rightarrow F$, $D \rightarrow G$ (all transitions go to the same block)

Block CEFG

- 0-successor: $C \rightarrow F$, $E \rightarrow F$, $E \rightarrow E$, $G \rightarrow F$ (all transitions go to the same block)
- 1-successor: $C \rightarrow E$, $E \rightarrow C$, $F \rightarrow D$, $G \rightarrow G$ ($F \rightarrow D$ goes to another block)
- F is different, it has a transition to another block

$$\Rightarrow$$
 P_3 = (ABD) (CEG) (F)

Example state minimization P3= (ABD) (CEG) (F)

• Step 3

w±1

w=0

ABD

W=0

– What states have different k-successors?

Present	Next	Next state		
state	w = 0	w = 1	Output z	
A	В	С	1	
В	D	F	1	
C	F	E	0	
D	В	G	1	
E	F	C	0	
F	E	D	0	
G	F	G	0	

- Block ABD
 - 0-successor: $A \rightarrow B$, $B \rightarrow D$, $D \rightarrow B$ (all transitions go to the same block)
 - 1-successor: A → C, B → F, D → G (B → F goes to another block)
 - B is different, it has a transition to another block
 - => P4 = (AD) (B) (CEG) (F)
- Block (CEG)
 - 0-successor: $C \rightarrow F$, $E \rightarrow F$, $G \rightarrow F$ (all transitions go to the same block)
 - 1-successor: $C \rightarrow E$, $E \rightarrow C$, $G \rightarrow G$ (all transitions go to the same block)

Example state minimization P4= (AD) (B) (CEG) (F)

 Next partition P₅ becomes the same as P₄. Thus the procedure is finished.

Present	Next	Output	
state	w = 0	w = 1	z
A	В	С	1
В	D	F	1
С	F	E	0
D	В	G	1
E	F	C	0
F	E	D	0
G	F	G	0

- States in each block are equivalent
 - if they were not, their k-successors would have to be in different blocks
 - A becomes the representive of AD and C represents CEG.

$$\mathbf{P_4} = (AD)(B)(CEG)(F) = (A)(B)(C)(F)$$

 $\mathbf{w} = \mathbf{0}$

w=1

w=1

w=1

w=0

Final state table


Present state	Next $w = 0$	state $w = 1$	Output z				X	
A	B	C	1		Present	Next	State	Output
В	D	F	1		state	w = 0	w = 1	Z
C	F	E	U	`				
	В	G	1		(A)	B	C	1
E	F	С	0					
F	E	D	0					
G	F	G	0					

Final State Table

$$P_4 = (AD)(B)(CEG)(F) = (A)(B)(C)(F)$$

Final state table

Present	Next	Output	
state	w = 0	<i>w</i> = 1	Z
Α	В	С	1
В	D	F	1
C	F	E	0
D	В	G	1
E	F	С	0
F	Е	D	0
G	F	G	0




Final State Table

$$P_4 = (AD)(B)(CEG)(F) = (A)(B)(C)(F)$$


Final state diagram


Present	Next	Output	
state	w = 0	w = 1	Z
А	В	С	1
В	Α	F	1
С	F	С	0
F	С	Α	0



4 states needs 2 flip-flops $(2^2 = 4)$.

Comparison





- Only 2 flip-flops are needed to implement 4 states in the minimized state table
- 3 flip-flops are needed to implement 7 states in the original state table


Some thought!

- Fewer state does not necessarily lead to a simpler design!
 - The advantage of state minimization is instead that it makes it easier to create the initial state diagram, when you do not have to get it to be minimal from the beginning!


Analysis of synchronous sequential circuits

- Given an implementation of a synchronous circuit, we can produce its function by making the synthesis steps in a reverse order!
 - 1. Get expressions for
 - next state decoder
 - output decoder
 - 2. Get the state table
 - 3. Draw the state diagram

Example: Analysis of a synchronous sequential circuit




Example: Moore-machine!



Example: Analysis of a synchronous sequential circuit

- 1. Get expressions for
 - next state decoder
 - output decoder




$$\frac{y_1}{y_2}$$
 z

$$z = y_1 y_2$$

Fill in the Karnaugh maps


Can you fill in the Karnaugh maps with the functions?




$$Y_2 = wy_1 + wy_2$$
 $Y_1 = w\overline{y}_1 + wy_2$ $z = y_1 \cdot y_2$

Completed Karnaugh maps

Completed Karnaugh maps




Coded state table



Merge the Karnaugh maps into a coded state table

Coded state table



State-assigned Table

Present	Next State		
state	w = 0	w = 1	Output
У2У1	Y_2Y_1	Y_2Y_1	Z
0 0	0 0	01	0
01	00	10	0
10	0 0	11	0
11	00	11	1

Graycode Binarycode ¹

(BV uses the binary code)

Example: Analysis of a synchronous sequential circuit

2. Get the state table

State-assigned table

Present	Next State		
state	w = 0	w = 1	Output
У2У1	Y_2Y_1	Y_2Y_1	Z
0 0			
01			
10			
11			

Present	Next state		Output
state	w = 0	w = 1	Z

$$Y_2 = wy_1 + wy_2$$
 $Y_1 = w\overline{y}_1 + wy_2$ $z = y_1 \cdot y_2$

Example: Analysis of a synchronous sequential circuit

2. Get the state table

State Table

Present	Next State		
state	w = 0	w = 1	Output
У2У1	Y_2Y_1	Y_2Y_1	Z
0 0	0 0	01	0
0 1	00	10	0
10	00	11	0
11	00	11	1



Present	Next state		Output
state	w = 0	w = 1	Z
Α	А	В	0
В	Α	С	0
С	Α	D	0
D	Α	D	1

$$Y_2 = wy_1 + wy_2$$
 $Y_1 = w\overline{y}_1 + wy_2$

$$Y_1 = w\overline{y}_1 + wy_2$$


$$z = y_1 \cdot y_2$$


Example: Analysis of a synchronous sequential circuit

3. Draw state diagram

Left as an exercise for students... (but check the state table to make sure it is a bit sequence detector for three subsequent
1s)

Present	Next state		Output
state	w = 0	w = 1	Z
Α	А	В	0
В	Α	С	0
С	Α	D	0
D	Α	D	1






State diagram

Present	Next state		Output
state	w = 0	w = 1	Z
Α	А	В	0
В	Α	С	0
С	Α	D	0
D	А	D	1


Sometimes you may need to change the order of the states to get a clearer chart.



State diagram


Present	Next state		Output
state	w = 0	w = 1	Z
Α	А	В	0
В	Α	С	0
С	Α	D	0
D	Α	D	1

C and D have changed places resulting in no intersecting state arrows.




ASM Charts

- State transition diagrams are convenient for describing the behavior of small state machines only
- To describe larger state machines, another type of diagrams, called Algorithmic State Machine (ASM) charts are often used
- An ASM is a flow diagram consisting of three types of elements: state box, decision box and conditional output box




ASM Charts




ASM Charts

- State Box
 - Represents a state in a FSM
 - Output values for state are given here (Moore outputs)
- Decision Box
 - Depending on the values of the input signals, it determines a transition to the next state
- Conditional outputs Box
 - Specifies the values of the outputs at a state transition (Mealy outputs)


ASM chart for 11 sequence detector (Moore)






z = 1 only in the state C

ASM chart for 11 sequence detector (Mealy)



- To treat state machines in a formal way, we need a formal model
- The following model can describe both Moore and Mealy machines



 A synchronous sequential circuit can be formally defined as

$$M = (W, Z, S, \varphi, \lambda)$$

- W, Z, and S are finite, nonempty sets of inputs, outputs and states, respectively
- φ is the state transition function, such as S(t+1) = φ[W(t), S(t)]
- λ is the output function, such as λ(t) = λ(S(t)) for the Moore model and λ(t) = λ(W(t), S(t)) for the Mealy model

 $M = (W, Z, S, \varphi, \lambda)$

$$\begin{aligned} W_{inputs} &= \left\{ w_{1}, w_{2}, ..., w_{m} \right\} \\ Z_{outputs} &= \left\{ z_{1}, z_{2}, ..., z_{m} \right\} \\ S_{states} &= \left\{ S_{1}, S_{2}, ..., S_{m} \right\} \\ y_{present-state-variables} &= \left\{ y_{1}, y_{2}, ..., y_{m} \right\} \\ Y_{next-state-variables} &= \left\{ Y_{1}, Y_{2}, ..., Y_{m} \right\} \end{aligned}$$

$$S(t + \Delta t) = \varphi(W(t), S(t))$$

$$\lambda_{Moore}(t) = \lambda(S(t))$$

$$\lambda_{Mealy}(t) = \lambda(W(t), S(t))$$

Summary

- State minimization
- Analysis of a synchronous sequential circuit
- ASM charts
- Formal model for sequential circuits
- Next lecture: BV pp. 98-118, 418-426, 508-519