
VHDL testbänk



Mall-programmets funktion



William Sandqvist william@kth.se

Keypad och Statecounter

Bra val av datatyper gör koden självförklarande!

```
clk q[4..0] — K[1..3] UNLOCK — R[1..4]
```

```
K: in std_logic_vector(1 to 3);
R: in std_logic_vector(1 to 4);
```

1234

Statecounter:
$$q = 00001$$
 bitvektor $q(0) = 1$ bit

lockmall.vhd

This code is given

```
library IEEE;
use IEEE.std_logic_1164.all;
                                                                         output decoder: -- output decoder part
use IEEE.std_logic_arith.all;
                                                                         process(state)
                                                                         begin
entity codelock is
                                                                           case state is
   port( clk:
                   in std logic;
                                                                              when 0 to 1 => UNLOCK <= '0';
           K:
                   in std_logic_vector(1 to 3);
                                                                              when 2 to 31 => UNLOCK <= '1';
           R:
                   in std_logic_vector(1 to 4);
                                                                           end case:
                   out std logic vector(4 downto 0);
                                                                         end process;
           UNLOCK: out std logic );
end codelock;
                                                                         state register: -- the state register part (the flipflops)
                                                                         process(clk)
architecture behavior of codelock is
                                                                         begin
subtype state_type is integer range 0 to 31;
                                                                           if rising_edge(clk) then
signal state, nextstate: state type;
                                                                              state <= nextstate;
                                                                           end if:
                                                                         end process;
nextstate decoder: -- next state decoding part
                                                                         end behavior;
process(state, K, R)
                     It's easy to see that this is correct!
begin
                                                                                           first diait
                                                                                           released
      when 0 \Rightarrow if (K = "100" and R = "0001")
                                                   then nextstate <= 1;
                else nextstate <= 0;
                                                                            first diait
                end if;
                                                                             still pressed
      when 1 \Rightarrow if (K = "100" and R = "0001")
                                                   then nextstate <= 1:
                elsif (K = "000" and R = "0000") then nextstate <= 2;
                                                                                              first diait
                else nextstate <= 0;</pre>
                                                                                              pressed
                end if:
                                                                           waitfor
      when 2 to 30 => nextstate <= state + 1;
                                                                            first diait
                                                                                                             the lock is open
      when 31
                   => nextstate <= 0;
                                                                                                             for 30 clock pulses
   end case;
end process;
debug_output: -- display the state
q <= conv std logic vector(state,5);</pre>
```

lockmall_with_error.vhd

```
library IEEE;
                                                                           debug output: -- display the state
use IEEE.std logic 1164.all;
                                                                           g <= conv std logic vector(state,5);</pre>
use IEEE.std logic arith.all;
                                                                           output decoder: -- output decoder part
entity codelock is
                                                                           process(state)
   port( clk:
                    in std logic;
                                                                           begin
                    in std logic vector(1 to 3);
           к:
                                                                             case state is
                    in std_logic_vector(1 to 4);
                                                                                when 0 to 1 => UNLOCK <= '0';
                    out std logic vector(4 downto 0);
                                                                                when 2 to 31 => UNLOCK <= '1';
           UNLOCK: out std logic );
                                                                             end case;
end codelock;
                                                                           end process;
architecture behavior of codelock is
                                                                           state register: -- the state register part (the flipflops)
subtype state type is integer range 0 to 31;
                                                                           process(clk)
signal state, nextstate: state_type;
                                                                           begin
                                                                             if rising edge(clk) then
begin
                                                                                state <= nextstate;
nextstate_decoder: -- next state decoding part
                                                                             end if:
begin
                                                                           end process;
nextstate decoder: -- next state decoding part
                                                                           end behavior;
process(state, K, R)
                        Now it's hard to see if this is correct or not?
 begin
      when 0 \Rightarrow if(((R(2)='0') \text{ and } (R(3)='0') \text{ and } (K(2)='0') \text{ and } (K(3)='1')) and
                    ( not (( not ((K(1)='0') and (R(1)='0') and (R(4)='1'))) and
                    ( not ((K(1)='1') and (R(1)='1') and (R(4)='0'))))))
                 then nextstate <= 1;
                 else nextstate <= 0;
                 end if;
      when 1 \Rightarrow if(((R(2)='0') \text{ and } (R(3)='0') \text{ and } (K(2)='0') \text{ and } (K(3)='1')) and
                    ( not (( not ((K(1)='0') and (R(1)='0') and (R(4)='1'))) and
                    ( \text{ not } ((K(1)='1') \text{ and } (R(1)='1') \text{ and } (R(4)='0'))))))
                                then nextstate <= 1;
                 elsif (K = "000" and R = "0000") then nextstate <= 2;
                 else nextstate <= 0;
                 end if:
      when 2 to 30 => nextstate <= state + 1;
      when 31
                    => nextstate <= 0;
   end case;
end process;
```

lockmall_with_error.vhd

Betyder båda uttrycken samma sak?

```
(K = "100" and R = "0001")
```

Är verkligen detta samma sak?

```
(((R(2)='0') \text{ and } (R(3)='0') \text{ and } (K(2)='0') \text{ and } (K(3)='1')) \text{ and } (not ((not ((K(1)='0') \text{ and } (R(1)='0') \text{ and } (R(4)='1'))) \text{ and } (not ((K(1)='1') \text{ and } (R(4)='0'))))))
```

Någon "lovar" att koden är korrekt – men hur kan man veta att detta är absolut sant?

Testbench

thank's to: Francesco Robino

tb_lockmall.vhd

tb_lockmall.vhd

Vi behöver skriva en VHDL-testbench

Ett testbänksprogram kan testa alla möjliga tangentkombinationer och rapportera om det uppstår något problem ...

Det kan automatiskt loopa igenom all möjliga tangenttryckningar och rapportera om om låset försöker att öppna.

Det finns $2^7 = 128$ möjliga tangentkombinationer och vi skulle bli helt uttröttade om vi försökte att prova dem alla för hand.

entity – en testbänk har inga portar

```
entity tb_codelock is
```


- -- entity tb_codelock has no ports
- -- because it's for simulation only

end tb_codelock;

Några interna signaler behövs

Vårt codelock används som component

Genera en simuleringsklocka



```
-- generate a simulation clock
clk <= not clk after 10 ns;</pre>
```

Instantiatiering och signal mapping

En nästlad slinga skapar tangenttryckningarna

```
process
begin
 for k in 0 to 7 loop
   K_test <= conv_std_logic_vector(k,3);</pre>
16 for r in 0 to 15 loop
     prev_K_test <= K_test;</pre>
     prev_R_test <= R_test;</pre>
     R_test <= conv_std_logic_vector(r,4);</pre>
      wait until CLK='1';
   end loop;
 end loop;
                    8.16=128 turns
end process;
```

report, severity note, severity error

Tests if state q = "00001" will be reached by any combination.

```
first digit
check:
                                            first digit
process(q)
                                            pressed
                                    waitfor
begin if ((q = "00001")  and
           (prev_K_test = conv_std_logic_vector(1,3)) and
           (prev_R_test = conv_std_logic_vector(1,4)))
      then assert false report
         "Lock tries to open for the right sequence!"
         severity note;
      else if ((q = "00001"))
      then
        assert false report
         "Lock tries to open with the wrong sequence!"
         severity error;
      else report "Lock closed!" severity note;
            end if;
     end if;
                                   William Sandqvist william@kth.se
 end process check;
```

Simulera och hitta felet!

Vad annat än att trycka på "1" tangenten skulle kunna öppna låset?

?

