Report Generated From Altium Designer

| Name | Priorit | ty Enable | edType | Category | Scope | Attributes |
|---|---------|-----------|-----------------------------|---------------|---------------------|--|
| AssemblyTestpoint | 1 | | Assembly Testpoint Style | Testpoint | All | Under Comp - Allow Sides - Top, |
| / toochibly redipoint | • | 1140 | Addentibly redipoint dryle | rostponit | 7.11 | Bottom Pref Size = 1.524mm Pref |
| | | | | | | Hole Size = 0.813mm Using Grid = |
| | | | | | | Yes Grid = 0.025mm Grid |
| | | | | | | Tolerance = 0mm |
| AssemblyTestPointUsage | 1 | True | Assembly Testpoint Usage | Testpoint | All | Testpoint - One Required Multiple - |
| , | | | υ, υ, υ, | | | Not Allowed |
| Clearance | 1 | True | Clearance | Electrical | All - All | Clearance = 0.2mm |
| ComponentClearance | 1 | True | Component Clearance | Placement | All - All | Horizontal Clearance = 0.254mm |
| · | | | • | | | Vertical Clearance = 0.254mm |
| DiffPairsRouting | 1 | True | Differential Pairs Routing | Routing | All | Pref Gap = 0.254mm Min Gap = |
| | | | | | | 0.254mm Max Gap = |
| | | | | | | 0.254mmPref Width = 0.381mm |
| | | | | | | Min Width = 0.381mm Max Width |
| | | | | | | = 0.381mm |
| FabricationTestpoint | 1 | True | Fabrication Testpoint Style | Testpoint | All | Under Comp - Allow Sides - Top, |
| | | | | | | Bottom Pref Size = 1.524mm Pref |
| | | | | | | Hole Size = 0.813mm Using Grid = |
| | | | | | | Yes Grid = 0.025mm Grid |
| Eli e E Bid | | | | - | A II | Tolerance = 0mm |
| FabricationTestPointUsage | 1 | True | Fabrication Testpoint Usage | Testpoint | All | Testpoint - One Required Multiple - |
| Fanout_BGA | 4 | Т | Famoust Constrail | Davidan | IsBGA | Not Allowed Style - Auto Direction - Alternating |
| Fanout_BGA | 1 | True | Fanout Control | Routing | ISBGA | |
| Fanout Default | 5 | True | Fanout Control | Routing | All | In and Out Via Grid = 0.025mm Style - Auto Direction - Alternating |
| Fanout_Delault | 5 | rrue | Fanout Control | Routing | All | In and Out Via Grid = 0.025mm |
| Fanout_LCC | 2 | True | Fanout Control | Routing | IsLCC | Style - Auto Direction - Alternating |
| l allout_LCC | 2 | Hue | i anout Control | Routing | 13200 | In and Out Via Grid = 0.025mm |
| Fanout_Small | 4 | True | Fanout Control | Routing | (CompPinCount < 5) | Style - Auto Direction - Out Then In |
| l anout_omail | 7 | Huo | r unout control | rtouting | (comprimedant < o) | Via Grid = 0.025mm |
| Fanout_SOIC | 3 | True | Fanout Control | Routing | IsSOIC | Style - Auto Direction - Alternating |
| | Ū | | | | | In and Out Via Grid = 0.025mm |
| Height | 1 | True | Height | Placement | All | Pref Height = 12.7mm Min Height = |
| | | | · · | | | 0mm Max Height = 25.4mm |
| HoleSize | 1 | True | Hole Size | Manufacturing | All | Min = 0.025mm Max = 2.54mm |
| HoleToHoleClearance | 1 | True | Hole To Hole Clearance | Manufacturing | All - All | Hole To Hole Clearance = 0.254mm |
| Jammer2 | 1 | True | Room Definition | Placement | InComponentClass('J | Region (BR) = (52.26mm, 77.1mm), |
| | | | | | ammer2') | (190.06mm, 324.9mm) Style - Keep |
| | | | | | | Inside |
| LayerPairs | 1 | True | Layer Pairs | Manufacturing | All | Layer Pairs - Enforce |
| MinimumSolderMaskSliver | 1 | True | Minimum Solder Mask Sliver | Manufacturing | All - All | Minimum Solder Mask Sliver = |
| | | | | | | 0.254mm |
| NetAntennae | 1 | True | Net Antennae | Manufacturing | All | Net Antennae Tolerance = 0mm |
| PasteMaskExpansion | 1 | True | Paste Mask Expansion | Mask | All | Expansion = 0mm |
| PlaneClearance | 1 | True | Power Plane Clearance | Plane | All | Clearance = 0.508mm |
| PlaneConnect | 1 | True | Power Plane Connect Style | Plane | All | Style - Relief Connect Expansion = |
| | | | | | | 0.508mm Width = 0.254mm Gap |
| Dolugon Connect | 1 | Truo | Polygon Connect Style | Plane | All - All | = 0.254mm # Entries = 4 Style - Relief Connect Width = |
| PolygonConnect | ı | True | Folygon Connect Style | riane | All - All | Style - Relief Connect Width = 0.254mm Angle = 45 # Entries = |
| | | | | | | 0.254mm Angle = 45 # Entries = 4 Air Gap = 0.254mm |
| RoutingCorners | 1 | True | Routing Corners | Routing | All | Style = Round Min Setback = 3mm |
| IncomingComers | 1 | riue | Rodding Comers | Noulling | ΔII | Max Setback = 3mm |
| RoutingLayers | 1 | True | Routing Layers | Routing | All | TopLayer - Enabled BottomLayer - |
| CodingLayers | ' | TTUE | Rouning Layers | Routing | <i>F</i> MI | Enabled |
| | | | | | | Enabled |

8- -08/2016 9:13:24 PM Page 1 of 2

| Name | Prior | ity Enable | ed T ype | Category | Scope | Attributes |
|----------------------------|-------|------------|------------------------|---------------|-------------|-------------------------------------|
| RoutingPriority | 1 | True | Routing Priority | Routing | All | Priority = 1 |
| RoutingTopology | 1 | True | Routing Topology | Routing | All | Topology - Shortest |
| RoutingVias | 1 | True | Routing Via Style | Routing | All | Pref Size = 0.6mm Pref Hole Size = |
| | | | | | | 0.3mm |
| ShortCircuit | 1 | True | Short-Circuit | Electrical | All - All | Short Circuit - Not Allowed |
| SilkToBoardRegionClearance | : 1 | True | Silk To BoardRegion | Manufacturing | All | Silk to Board Region Clearance |
| е | | | Clearance | | | |
| SilkToSilkClearance | 1 | True | Silk To Silk Clearance | Manufacturing | All - All | Silk to Silk Clearance = 0.254mm |
| SilkToSolderMaskClearance | 1 | True | Silk To Solder Mask | Manufacturing | IsPad - All | Silk To Solder Mask Clearance = |
| | | | Clearance | | | 0.254mm |
| SMDNeckDown | 1 | True | SMD Neck-Down | SMT | All | Percent = 100% |
| SolderMaskExpansion | 1 | True | Solder Mask Expansion | Mask | All | Expansion = 0.102mm |
| UnpouredPolygon | 1 | True | Modified Polygon | Electrical | All | Allow modified - No Allow shelved - |
| | | | | | | No |
| UnRoutedNet | 1 | True | Un-Routed Net | Electrical | All | (No Attributes) |
| Width | 1 | True | Width | Routing | All | Pref Width = 1mm Min Width = |
| | | | | | | 1mm Max Width = 1mm |

8- -08/2016 9:13:24 PM Page 2 of 2