{"payload":{"header_redesign_enabled":false,"results":[{"id":"90349210","archived":false,"color":"#555555","followers":2,"has_funding_file":false,"hl_name":"Msiavashi/DES","hl_trunc_description":"DES encryption implemented on FPGA using verilog","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":90349210,"name":"DES","owner_id":13716075,"owner_login":"Msiavashi","updated_at":"2017-06-28T02:52:09.429Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","des","xilinx-ise"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMsiavashi%252FDES%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/Msiavashi/DES/star":{"post":"VNa4HBswHQrE6QNuOF3ERYDQi7nJP1S_d9owGaDWWnx44yZ5Ka5N58p89436_G5kXNZDZaxTYQlDNjIAFzQlMw"},"/Msiavashi/DES/unstar":{"post":"VMpfVW-vgQoR2aTj9uEfRFO6NmGbTdpumzsFl0wvUSrWpalTDNA_MMlCwvLKQ1-wD2-i3f2Kf93S1NqNrLg2Ow"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"CxSAw__F6kFns1VzPaKEQacwR93FBNV_c-YpfQcvM4TLmRJSn5TFcP0jITdbZSuLDhaavygrf0Gk3CYsoQHgVA"}}},"title":"Repository search results"}