National Cheng Kung University Department of Electrical Engineering

Introduction to VLSI CAD (Spring 2022)

Lab Session 3

Design of ALU and Fixed point Multiplication

Name		Student ID	
陳慕丞	E94096097		
Practical Sections:		Points	Marks
Prob A		20	
Prob B		30	
Prob C		30	
Report		15	
File hierarchy, namingetc.		5	
Notes			

Due Date: 15:00, March 08, 2023 @ moodle

Deliverables

- 1) All Verilog codes including testbenches for each problem should be uploaded. NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
 - NOTE: Please DO NOT upload waveforms!
- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- **5)** All Verilog file should get at least 90% superLint Coverage.
- **6)** File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands





Fig.1 File hierarchy for Homework submission

Objectives:

Learn how to design an ALU.

Prob A: Arithmetic Logic Unit





1. Based on the reference code, please implement the following operations.

alu_op	Operation	Description
00000	ADD	alu_out = src1 signed + src2 signed
00001	SUB	alu_out = src1 signed - src2 signed
00010	OR	alu_out = src1 src2
00011	AND	alu_out = src1 & src2
00100	XOR	alu_out = src1 ^ src2
00101	NOT	alu_out = ~src1
00110	NAND	alu_out = ~(src1 & src2)
00111	NOR	alu_out = ~(src1 src2)

alu_op	Operation	Description
01000	MAX	alu_out = max{src1 signed , src2 signed }
01001	MIN	alu_out = min{src1 signed , src2 signed }
01010	ABS	alu_out = src1 signed
01011	SLT	$alu_out = (src1_{signed} < src2_{signed}) ? 32'd1 : 32'd0$
01100	SLTU	alu_out = (src1 unsigned < src2 unsigned) ? 32'd1: 32'd0
01101	SRA	alu_out = src1 signed >>> src2 unsigned
01110	SLA	alu_out = src1 signed <<< src2 unsigned
01111	SRL	alu_out = src1 unsigned >> src2 unsigned
10000	SLL	alu_out = src1 unsigned << src2 unsigned
10001	ROTR	alu_out = src1 rotate right by "src2 bits"
10010	ROTL	alu_out = src1 rotate left by "src2 bits"
10011	ADDU	alu_out = src1 unsigned + src2 unsigned

■ Please attach your design waveforms.





Input:alu_op,src1,src2


Output:alu_overflow,alu_out

src1_s 為 src1 轉成 signed 的 wire; src2_s 為 src2 轉成 signed 的 wire,當 src1和 src2 訊號進來時 src1_s

和 src2_s 會馬上把值轉成 signed 的形式。

src1_s_add_src2_s 為 src1_s 加 src2_s 的結果,也就是 src1 的 signed 形式加 src2 的 signed 形式; src1_s_sub_src2_s 為 src1_s 減 src2_s 的結果,也就是 src1 的 signed 形式減 src2 的 signed 形式。 當 alu_op 的值進來時,case 判別要執行怎麼樣的運算,之後再利用 src1,src2, src1_s, src2_s 進行運算,alu_out 輸出結果,alu_overflow 則是在 alu_op=5′b00000(ADD), alu_op=5′b00001(SUB), alu_op=5′b10011(ADDU)時利用 src1,src2, src1_s, src2_s, src1_s_add_src2_s, src1_s_sub_src2_s 進行判別,最後輸出結果。

SuperLint Coverage




Prob B: Practice fixed point

Design your Verilog code with the following specifications: Number format: unsigned numbers.


a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.


b. Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.




Please attach your design waveforms.





Your waveform (RTL & Synthesis):

RTL:




Input:in1,in2

Output:out


raw_result 為 in1*in2 的 wire,而 out 利用 raw_result[7]判別是否輸出的 raw_result[15:8]需加 1,最後輸出。

Synthesis:



在合成過後模擬時會出現 out 在值變換時波形不穩定的情形,如圖中圈起來所示,且變換時機明顯落後於 input 值的變化,此原因為電路在 output 前需要時間運算,且在運算時 out 的值會變換且不穩定。

SuperLint Coverage




Prob C: Practice fixed point (signed)

Design your Verilog code with the following specifications: Number format: signed numbers.


- a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- **b.** Follow the PPT file to synthesize your code.


After you synthesize your design, you may have some information about the circuit. Fill in the following form



Please attach your design waveforms.

Your simulation result on the terminal.		
RTL:		






Input:in1,in2

Output:out

In1_s 為 in1 轉換成 signed 形式的 wire;In2_s 為 in2 轉換成 signed 形式的 wire; raw_result_s 為 in1_s*in2_s 的 wire;raw_result_s_twos 為 (~raw_result_s)+1 的 wire;raw_result_s_twos_add 為 raw_result_s_twos[15:8]+1 的 wire;raw_result_s_twos_add_twos 為 (~raw_result_s_twos_add)+1;zero 為值為 0 的 wire。 out 利用 raw_result_s_twos[7], raw_result_s[7], raw_result_s 和 zero 判別,若 raw_result_s 為負數且需進位,out 為 raw_result_s_twos_add_twos;若 raw_result_s 為正數且需進位,out 為 raw_result_s[15:8]+1;其餘的 out 則


Synthesis:

為 raw_result_s[15:8]。



在合成過後模擬時會出現圖中圈起來的部分在值變換時波形不穩定的情形,且變換時機明顯落後於 input 值的變化,此原因為電路在值到各個 wire 和 output 前需要時間運算,且在運算時各個 wire 和 output 的值會變換且不穩定。

SuperLint Coverage



At last, please write the lessons learned from this lab session, or some suggestions for this lab session. Thank you.

在 Lab3 學到如何利用 behavior level 寫出 combinational 的電路,也學到 ALU 和 fixed point 的概念與實現方法,還有如何將寫完的電路正確的合成。

Problem		Command
ProbA	Compile	% ncverilog ALU.v
	Simulate	% ncverilog ALU_tb.v +define+FSDB +access+r
ProbB	Compile	% ncverilog fixedpoint.v
	Simulate	% ncverilog fixedpoint_tb.v +define+FSDB +access+r
	Synthesis	% ncverilog fixedpoint_tb.v +define+FSDB+syn +access+r
ProbC	Compile	% ncverilog fixedpoint_s.v
	Simulate	% ncverilog fixedpoint_s_tb.v +define+FSDB +access+r
	Synthesis	% ncverilog fixedpoint_s_tb.v +define+FSDB+syn +access+r

 $Appendix\,A:\,Commands\,we\,will\,use\,to\,check\,your\,homework$