

# National Cheng Kung University

## Department of Electrical Engineering

### *Introduction to VLSI CAD (Spring 2022)*

#### Lab Session 3

## Design of ALU and Fixed point Multiplication

Name	Student ID	
陳慕丞	E94096097	
Practical Sections:	Points	Marks
Prob A	20	
Prob B	30	
Prob C	30	
Report	15	
File hierarchy, naming...etc.	5	
Notes		

**Due Date: 15:00, March 08, 2023 @ moodle**

## Deliverables

- 1) All Verilog codes including testbenches for each problem should be uploaded.  
NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.  
NOTE: Please **DO NOT** upload waveforms!
- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- 5) All Verilog file should get at least **90%** superLint Coverage.
- 6) File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands




Fig.1 File hierarchy for Homework submission


## Objectives:

Learn how to design an ALU.

---

### *Prob A: Arithmetic Logic Unit*

---




1. Based on the reference code, please implement the following operations.

alu_op	Operation	Description
00000	ADD	$\text{alu\_out} = \text{src1}_{\text{signed}} + \text{src2}_{\text{signed}}$
00001	SUB	$\text{alu\_out} = \text{src1}_{\text{signed}} - \text{src2}_{\text{signed}}$
00010	OR	$\text{alu\_out} = \text{src1} \mid \text{src2}$
00011	AND	$\text{alu\_out} = \text{src1} \& \text{src2}$
00100	XOR	$\text{alu\_out} = \text{src1} \wedge \text{src2}$
00101	NOT	$\text{alu\_out} = \sim \text{src1}$
00110	NAND	$\text{alu\_out} = \sim(\text{src1} \& \text{src2})$
00111	NOR	$\text{alu\_out} = \sim(\text{src1} \mid \text{src2})$

alu_op	Operation	Description
01000	MAX	$\text{alu\_out} = \max\{\text{src1}_{\text{signed}}, \text{src2}_{\text{signed}}\}$
01001	MIN	$\text{alu\_out} = \min\{\text{src1}_{\text{signed}}, \text{src2}_{\text{signed}}\}$
01010	ABS	$\text{alu\_out} =  \text{src1}_{\text{signed}} $
01011	SLT	$\text{alu\_out} = (\text{src1}_{\text{signed}} < \text{src2}_{\text{signed}}) ? 32'd1 : 32'd0$
01100	SLTU	$\text{alu\_out} = (\text{src1}_{\text{unsigned}} < \text{src2}_{\text{unsigned}}) ? 32'd1 : 32'd0$
01101	SRA	$\text{alu\_out} = \text{src1}_{\text{signed}} \ggg \text{src2}_{\text{unsigned}}$
01110	SLA	$\text{alu\_out} = \text{src1}_{\text{signed}} \lll \text{src2}_{\text{unsigned}}$
01111	SRL	$\text{alu\_out} = \text{src1}_{\text{unsigned}} \gg \text{src2}_{\text{unsigned}}$
10000	SLL	$\text{alu\_out} = \text{src1}_{\text{unsigned}} \ll \text{src2}_{\text{unsigned}}$
10001	ROTR	$\text{alu\_out} = \text{src1}$ rotate right by "src2 bits"
10010	ROTL	$\text{alu\_out} = \text{src1}$ rotate left by "src2 bits"
10011	ADDU	$\text{alu\_out} = \text{src1}_{\text{unsigned}} + \text{src2}_{\text{unsigned}}$

## ■ Please attach your design waveforms.

Your simulation result on the terminal.




```
Writing initial simulation snapshot: worklib.ALU.tb.v
Loading snapshot worklib.ALU.tb.v ..... Done
*Verdi* Loading libsscore_ius152.so
xcelium: source /usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/xcelium/files/xmsimrc
xcelium run
FSDB Dumper for IUS, Release Verdi_N-2017.12, Linux x86_64/64bit, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
*****
* ERROR -
* The simulator version is newer than the FSDB dumper version which
* may cause abnormal behavior, please contact Synopsys support for
* assistance.
*****
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'ALU.fsd'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
0 opcode = 00, src1 = 00000000, src2 = 00000002, alu_out = 00000011, alu_overflow = 0
10 opcode = 00, src1 = ffffffff, src2 = 00000002, alu_out = 00000001, alu_overflow = 0
20 opcode = 00, src1 = 7fffffff, src2 = 00000002, alu_out = 80000001, alu_overflow = 1
30 opcode = 01, src1 = 00000001, src2 = 00000002, alu_out = ffffffff, alu_overflow = 0
40 opcode = 02, src1 = ffff0000, src2 = 00000000, alu_out = ffff0000, alu_overflow = 0
50 opcode = 03, src1 = ffff0000, src2 = 00ff0000, alu_out = 00ff0000, alu_overflow = 0
60 opcode = 04, src1 = ffff0000, src2 = 00ffff00, alu_out = fff0ff00, alu_overflow = 0
70 opcode = 05, src1 = 0000ffff, src2 = 00000000, alu_out = ffff0000, alu_overflow = 0
80 opcode = 06, src1 = ffff0000, src2 = 00ff0000, alu_out = fff0ffff, alu_overflow = 0
90 opcode = 07, src1 = ffff0000, src2 = 00000000, alu_out = 0000ffff, alu_overflow = 0
100 opcode = 08, src1 = 12345678, src2 = ffffffff, alu_out = 12345678, alu_overflow = 0
110 opcode = 09, src1 = 12345678, src2 = ffffffff, alu_out = ffffffff, alu_overflow = 0
120 opcode = 0a, src1 = ffffffff, src2 = 00000000, alu_out = 00000001, alu_overflow = 0
130 opcode = 0b, src1 = 12345678, src2 = ffffffff, alu_out = 00000000, alu_overflow = 0
140 opcode = 0c, src1 = 12345678, src2 = ffffffff, alu_out = 00000001, alu_overflow = 0
150 opcode = 0d, src1 = ff0000ff, src2 = 00000008, alu_out = ffff0000, alu_overflow = 0
160 opcode = 0e, src1 = ff0000ff, src2 = 00000008, alu_out = 0000ff00, alu_overflow = 0
170 opcode = 0f, src1 = ff0000ff, src2 = 00000008, alu_out = 0ffff000, alu_overflow = 0
180 opcode = 10, src1 = ff0000ff, src2 = 00000008, alu_out = 0000ff00, alu_overflow = 0
190 opcode = 11, src1 = 0f0f0f0f, src2 = 00000004, alu_out = 0f0f0f0f, alu_overflow = 0
200 opcode = 12, src1 = 0f0f0f0f, src2 = 00000004, alu_out = 0f0f0f0f, alu_overflow = 0
210 opcode = 13, src1 = 7fffffff, src2 = 00000002, alu_out = 80000001, alu_overflow = 0

*****
**
** Congratulations !!
**
** Simulation PASS!!
**
*****

Simulation complete via $finish(1) at time 310 ns + 0
./ALU.tb.v:310 #100 $finish
xcelium: exit
TOOL: xmvcrillog 20.09-s007: Exiting on Mar 01, 2023 at 20:10:48 CST (total: 00:00:02)
vlsicad6: /home/user2/vlsi23/vlsi23100/Lab3/ProbA/ALU.fsd (在 vlsicad6)
```

Your waveform :



Input:alu\_op,src1,src2

Output:alu\_overflow,alu\_out


src1\_s 為 src1 轉成 signed 的 wire; src2\_s 為 src2 轉成 signed 的 wire，當 src1 和 src2 訊號進來時 src1\_s

和 src2\_s 會馬上把值轉成 signed 的形式。

src1\_s\_add\_src2\_s 為 src1\_s 加 src2\_s 的結果，也就是 src1 的 signed 形式加 src2 的 signed 形式；src1\_s\_sub\_src2\_s 為 src1\_s 減 src2\_s 的結果，也就是 src1 的 signed 形式減 src2 的 signed 形式。

當 alu\_op 的值進來時，case 判別要執行怎麼樣的運算，之後再利用 src1,src2, src1\_s, src2\_s 進行運算，alu\_out 輸出結果，alu\_overflow 則是在 alu\_op=5'b00000(ADD), alu\_op=5'b00001(SUB), alu\_op=5'b10011(ADDU)時利用 src1,src2, src1\_s, src2\_s, src1\_s\_add\_src2\_s, src1\_s\_sub\_src2\_s 進行判別，最後輸出結果。

## SuperLint Coverage



Coverage:100%


## Prob B: Practice fixed point

**Design your Verilog code with the following specifications:** Number format: **unsigned** numbers.

- The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.

b. Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
19.16	79.031998	

Please attach your design waveforms.

Your simulation result on the terminal.

RTL:

```


RTL:
Verilog:
...
Simulation complete via $finish() at time 40 NS + 0
...

```

Synthesis:








在合成過後模擬時會出現 out 在值變換時波形不穩定的情形，如圖中圈起來所示，且變換時機明顯落後於 input 值的變化，此原因為電路在 output 前需要時間運算，且在運算時 out 的值會變換且不穩定。

## SuperLint Coverage




Coverage:92.31%

*Prob C: Practice fixed point (signed)*

**Design your Verilog code with the following specifications:** Number format: **signed** numbers.

- a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- b. Follow the PPT file to synthesize your code.

**After you synthesize your design, you may have some information about the circuit. Fill in the following form**

Timing (slack)	Area (total cell area)	Power (total)
18.94	98.701199	

**Please attach your design waveforms.**

Your simulation result on the terminal.
RTL:

```

error: 0, warnings: 0
Caching library worklib ..... Done
Elaborating the design hierarchy ..... Done
Building instance overlay tables ..... Done
Generating native compiled code
worklib fixedpoint_s.v @0x2d040cbe0
streams: 7, words: 1552
Building instance specific data structures ..... Done
Loading native compiled code ..... Done
Design hierarchy summary:
Modules: Instances Unique
Registers: 4 4
Vectorized wires: 9 -
Always blocks: 1 1
Initial blocks: 4 4
Cont assignments: 6 6
Pseudo assignments: 2 2
Simulation timescale: 10ps
Writing initial simulation snapshot: worklib fixedpoint_s.tb.v
Loading snapshot worklib fixedpoint_s.tb.v ..... Done
vorder Loading libscope_inst02.sc
xcelium source /usr/cad/cadence/XCELNUM/XCELNUM20.09.007/tools/xcelium/files/vmxcnc
xcelium run
FPGA Dumper for IUS, Release Ver0.8-2017.12, Linux x86_64/64bit, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
=====
+ ERROR +
+ The Simulator version is newer than the FPGAs dumper version which +
+ may cause abnormal behavior, please contact Synopsys support for +
+ assistance.
=====
vorder: FPGAs WARNING: The FPGAs File already exists. Overwriting the FPGAs file may crash the programs that are using this file.
vorder: Create FPGAs "fpga_inst02.sc" (fpga_inst02.sc = fpga)
vorder: Begin traversing the scopes, layer (0).
vorder: End of traversing.
int = f0, ind = f0, out = 01
int = e0, ind = 30, out = f0
int = ec, ind = 30, out = f0

=====
** **
** Congratulations !! **
** Simulation PASS!! **
=====
Simulation complete via finish() at time 40 NS + 0
./fixedpoint_s.tb.v:2: R20
xcelium: exit
TDL: xcellog - 30.00-0007: Exiting on Rev. 01, 2023 at 21:53:56 CST (total: 00:00:02)
vlsicad /home/user2/vlsic25/vlsic25001and/Proj6

```


Synthesis:

The screenshot shows a Windows desktop with a taskbar at the top containing icons for a file explorer, a web browser, and a terminal. The terminal window is open, displaying the execution of a C program. The program's source code is visible in the background, showing a series of memory addresses and values. The output of the program is displayed in the foreground, showing a series of memory addresses and values, including a congratulatory message and a simulation pass confirmation.

```
****
****
**** Congratulations !! ****
****
**** Simulation PASS! ****
****
****
Simulation complete via finish() at time 40: 00 : 0
./fwdpoint_s.vb v12 P20
**** finish ****
xcti00: exit
TDR: sherrlog 30.00-0007: Exiting on Per-UL 2023 at 22:45 CST (total: 00:00:07)
v12c00: /home/user/v12/v1220100/last/Prp0C
```

Your waveform (RTL & Synthesis) :

RTL:




Input:in1,in2

Output:out

In1\_s 為 in1 轉換成 signed 形式的 wire；In2\_s 為 in2 轉換成 signed 形式的 wire；raw\_result\_s 為  $in1\_s * in2\_s$  的 wire；raw\_result\_s\_twos 為  $(\sim raw\_result\_s) + 1$  的 wire；raw\_result\_s\_twos\_add 為  $raw\_result\_s\_twos[15:8] + 1$  的 wire；raw\_result\_s\_twos\_add\_twos 為  $(\sim raw\_result\_s\_twos\_add) + 1$ ；zero 為值為 0 的 wire。

out 利用 raw\_result\_s\_twos[7], raw\_result\_s[7], raw\_result\_s 和 zero 判別，若 raw\_result\_s 為負數且需進位，out 為 raw\_result\_s\_twos\_add\_twos；若 raw\_result\_s 為正數且需進位，out 為  $raw\_result\_s[15:8] + 1$ ；其餘的 out 則為 raw\_result\_s[15:8]。

Synthesis:



在合成過後模擬時會出現圖中圈起來的部分在值變換時波形不穩定的情形，且變換時機明顯落後於 input 值的變化，此原因為電路在值到各個 wire 和 output 前需要時間運算，且在運算時各個 wire 和 output 的值會變換且不穩定。

## SuperLint Coverage

The screenshot displays the SuperLint Coverage tool interface. The main window shows a Verilog module named `fixedpoint_s` with various signals and operations. The `Violation Messages View` pane on the left lists violations, including `NO_WAVE_DATA` and `NO_WAVE_DATA`. The `Analysis Browser` pane on the right shows the module's structure. The bottom pane displays the coverage analysis results, including the `coverage` command and the resulting `coverage` file. The coverage percentage is shown as **Coverage:96.43%**.

**At last, please write the lessons learned from this lab session, or some suggestions for this lab session. Thank you.**

在 Lab3 學到如何利用 behavior level 寫出 combinational 的電路，也學到 ALU 和 fixed point 的概念與實現方法，還有如何將寫完的電路正確的合成。

Problem		Command
ProbA	Compile	% ncverilog ALU.v
	Simulate	% ncverilog ALU_tb.v +define+FSDB +access+r
ProbB	Compile	% ncverilog fixedpoint.v
	Simulate	% ncverilog fixedpoint_tb.v +define+FSDB +access+r
	Synthesis	% ncverilog fixedpoint_tb.v +define+FSDB+syn +access+r
ProbC	Compile	% ncverilog fixedpoint_s.v
	Simulate	% ncverilog fixedpoint_s_tb.v +define+FSDB +access+r
	Synthesis	% ncverilog fixedpoint_s_tb.v +define+FSDB+syn +access+r

*Appendix A : Commands we will use to check your homework*